


MICROPROCESSOR SYSTEMS DESIGN


68000 Hardware, Software, and Interfacing

THIRD EDITION



ALAN CLEMENTS

T H I R D E D I T I O N



MICROPROCESSOR SYSTEMS DESIGN

68000 HARDWARE, SOFTWARE, AND INTERFACING

ALAN CLEMENTS

University of Teesside



PWS PUBLISHING COMPANY

I(T)P *An International Thomson Publishing Company*

Boston ♦ Albany ♦ Bonn ♦ Cincinnati ♦ Detroit ♦ London
Melbourne ♦ Mexico City ♦ New York ♦ Pacific Grove ♦ Paris
San Francisco ♦ Singapore ♦ Tokyo ♦ Toronto ♦ Washington



PWS Publishing Company
20 Park Plaza, Boston MA 02116-4324

Copyright ©1997 by PWS Publishing Company, a division of International Thomson Publishing Inc.
Copyright ©1992 by PWS-KENT Publishing Company
Copyright ©1987 by PWS Publishers

All right reserved. No part of this book may be reproduced, stored in a retrieval system, or transcribed in any form or by any means—electronic, mechanical, photocopying, recording, or otherwise—without the prior written permission of PWS Publishing Company.

TimingViewer software and documentation, included on the CD-ROM, were reproduced with the permission of Chronology Corporation.

The Intertools Compiler is part of The Intertools Solution Demo Kit developed by Intermetrics Microsystems Software, a division of Tasking Inc. (www.Tasking.com). It is used by permission.

ITP™

International Thomson Publishing
The trademark ITP is used under license.

Sponsoring Editor: *David Dietz*
Production Editor: *Andrea Goldman*
Marketing Manager: *Nathan Wilbur*
Manufacturing Buyer: *Andrew Christensen*
Developmental Editor: *Ann Lengel*
Composition: *Publication Services, Inc.*
Cover/Interior Design: *Andrea Goldman*
Text Printer: *R. R. Donnelley & Sons/Crawfordsville*
Cover Printer: *Coral Graphics*
Cover Art: *Copyright © Steven Hunt. Used with permission of the artist.*

For more information, contact:

PWS Publishing Company
20 Park Plaza
Boston, MA 02116

International Thomson Publishing Europe
Berkshire House
168-173 High Holborn
London WC1V 7AA
England

Thomas Nelson Australia
102 Dodds Street
South Melbourne, 3205
Victoria, Australia

Nelson Canada
1120 Birchmont Road
Scarborough, Ontario
Canada M1K 5G4

Library of Congress Cataloging-in-Publication Data

Clements, Alan

Microprocessor systems design: 68000 hardware,
software, and interfacing/Alan Clements—3rd ed.
p. cm.

Includes bibliographical references and index.

ISBN 0-534-94822-7

1. Motorola 68000 (Microprocessor)	I. Title.
QA76.8.M67C48 1997	96-44239
004.165—dc20	CIP

International Thomson Editores
Campos Eliseos 385, Piso 7
Col. Polanco
11560 Mexico D.F., Mexico

International Thomson Publishing GmbH
Königswinterer Strasse 418
53227 Bonn, Germany

International Thomson Publishing Asia
221 Henderson Road
#05-10 Henderson Building
Singapore 0315

International Thomson Publishing Japan
Hirakawacho Kyowa Building, 31
2-2-1 Hirakawacho
Chiyoda-ku, Tokyo 102
Japan

Printed and bound in the United States of America.


02 — 10 9 8 7



This book is printed on recycled, acid-free paper.



*For Paul Lambert,
Larry and Sylvia Kaminski*



CONTENTS

Preface	xi
----------------	-----------

1	THE MICROCOMPUTER	1
1.1	Microprocessor Systems	2
1.2	Examples of Microprocessor Systems	8
	<i>Summary</i>	9

2	PROGRAMMING THE 68000 FAMILY	13
2.1	Assembly Language Programming and the 68000	13
2.2	Programmer's Model of the 68000	20
2.3	Addressing Modes of the 68000	25
2.4	An Introduction to the 68000 Family Instruction Set	45
2.5	Program Control and the 68000	65
2.6	Miscellaneous Instructions	72
2.7	Subroutines and the 68000	74
2.8	Introduction to the 68020's Architecture	82
2.9	Speed and Performance of Microprocessors	109
2.10	Structured Programming and Pseudocode (PDL)	112
	<i>Summary</i>	121
	<i>Problems</i>	122

3	ASSEMBLY LANGUAGE AND C	131
3.1	Parameter Passing	131
3.2	The Stack and Local Variables	138
3.3	C and the 68000	142
3.4	Summary of C's Syntax	194
	<i>Summary</i>	196
	<i>Problems</i>	196

4**THE 68000 CPU HARDWARE MODEL****203**

4.1	68000 Interface	203
4.2	Timing Diagram	219
4.3	Dealing with Timing Problems	251
4.4	Minimal Configuration Using the 68000	259
4.5	The 68020 & 68030 Memory Interface	266
4.6	Worked Examples	290
	<i>Summary</i>	296
	<i>Problems</i>	296

5**MEMORIES IN MICROCOMPUTER SYSTEMS****307**

5.1	Address Decoding Strategies	307
5.2	Designing Address Decoders	316
5.3	Designing Static Memory Systems	344
5.4	Designing Dynamic Memory Systems	375
5.5	Worked Examples	414
	<i>Summary</i>	422
	<i>Problems</i>	422


6**EXCEPTION HANDLING AND THE 68000****435**

6.1	Interrupts	435
6.2	Privileged States and the 68000	453
6.3	Exception Processing	457
6.4	Exceptions Implemented by the 68000	461
6.5	Interrupts and Real-Time Processing	470
6.6	The Reset and the Bus Error	482
6.7	Exception Processing and the 68010 and 68020	492
	<i>Summary</i>	511
	<i>Problems</i>	511

7**THE 68000 FAMILY IN LARGER SYSTEMS****517**

7.1	Error Detection and Correction in Memories	517
7.2	Memory Management and Microprocessors	529
7.3	Cache Memories	572
7.4	Coprocessor	589
7.5	Introduction to the 68040 Microprocessor	603
7.6	The 68060	614
	<i>Summary</i>	621
	<i>Problems</i>	622

8	THE MICROPROCESSOR INTERFACE	627
8.1	Introduction to Microprocessor Interfaces	627
8.2	Direct Memory Access	639
8.3	The 68230 Parallel Interface/Timer	648
8.4	The IEEE 488 Bus	683
	<i>Summary</i>	699
	<i>Problems</i>	699
9	THE SERIAL INPUT/OUTPUT INTERFACE	701
9.1	Asynchronous Serial Data Transmission	702
9.2	Asynchronous Communications Interface Adapter (ACIA)	706
9.3	The 68681 DUART	721
9.4	Synchronous Serial Data Transmission	739
9.5	Serial Interface Standards	744
	<i>Summary</i>	759
	<i>Problems</i>	760
10	MICROCOMPUTER BUSES	763
10.1	Mechanical Layer	765
10.2	Electrical Characteristics of Buses	767
10.3	VMEbus	805
10.4	NuBus	844
	<i>Summary</i>	854
	<i>Problems</i>	854
11	DESIGNING A MICROCOMPUTER SYSTEM	859
11.1	Designing for Reliability and Testability	859
11.2	Design Example Using the 68000	880
11.3	Design Example Using the 68030	897
11.4	Monitors	907
	<i>Summary</i>	950
	<i>Problems</i>	950
	Appendix Summary of the 68000 Instruction Set	953
	About the CD-ROM	961
	Bibliography	963
	Index	969



PREFACE

The microprocessor revolution, which placed a central processing unit (CPU) on a single integrated circuit “chip,” has turned the computer into a handful of chips and has handed these chips over to the electrical engineer—that is, an electrical engineer can now take a microprocessor and design it into a system whose complexity may vary from the trivial to the sophisticated. This third edition of *Microprocessor Systems Design: 68000 Hardware, Software, and Interfacing* shows how a microprocessor is transformed into a system capable of performing its intended task. It concentrates on the interface between the microprocessor and the other components of a microprocessor system.

Microprocessor Systems Design is written for two audiences. The first is engineering and computer science students, who must study the design of microprocessor systems in order to qualify to design real systems in industry. For them, therefore, this book is written to support a typical course in microprocessor systems design. The second audience is practicing engineers, who do not have exams to pass but who must produce an actual system to their employer’s specifications.

To address both audiences, I have included more practical information than is normally found in textbooks on microprocessor systems design. In particular, I have placed great emphasis on the timing diagram and on the analysis of microprocessor read/write cycles. An understanding of the timing requirements of a microprocessor is vital to the engineer.

Although I am writing about the design of microprocessor systems, I have included a section on programming a microprocessor in assembly language. This inclusion has been made because many of the small educational microprocessor systems can be programmed only in assembly language and because the peripherals appearing in this book are described at the physical level and may be programmed in assembly language.

Anyone writing a book about the design of microprocessor systems must choose an actual microprocessor to illustrate the techniques involved. The 68000 family, which is one of several high-performance microprocessor families currently available, has been chosen because of its powerful but relatively simple instruction set, its sophisticated interfacing capabilities, and its ability to support multitasking. Moreover, the 68000 family is probably the most commonly used vehicle to teach microprocessor architecture and systems design in both the United States and Europe. We speak of the 68000 family rather than the 68000 because the 68000 is just one of a family of closely related microprocessors. If you understand the 68000, you will have no difficulty in understanding other members of its family.

The 68000 was introduced to the world as a 16-bit machine because it has a 16-bit data bus (and at that time it was competing with 8-bit processors). In spite of its external 16-bit bus, it has 32-bit internal registers and executes operations on 32-bit values, so it is not unreasonable to refer to it as a 32-bit machine. The later 68020 and 68030 processors, which evolved from the 68000, have a full 32-bit data bus and can accurately be called

32-bit machines. Because it would be awkward to keep changing terminology, the term *32-bit microprocessor* is used throughout this book and includes the 68000.

The following paragraphs briefly describe the contents of *Microprocessor Systems Design*. Chapter 1 introduces the basic building blocks of a microprocessor system and provides a framework within which a real system can be discussed. Chapter 2 provides a general introduction to the architecture and programming of the 68000 microprocessor, an introduction to some of the 68020's new instructions, and an overview of the 68020's very powerful addressing modes. Sufficient detail of the 68000's assembly language is given to enable the reader to follow the fragments of assembly language appearing elsewhere in the text.

Chapter 3 looks at the relationship between a high-level language, C, and the 68000's architecture. We introduce the fundamental constructs of C and demonstrate how a typical compiler translates them into the 68000's assembly language. In particular, we demonstrate how C exploits the 68000's stack handling mechanism. Chapter 4 examines the basic hardware characteristics of the 68000, including the concepts of the timing diagram and the relationship between the 68000 and random access memory.

Chapter 5 looks at the memory subsystem and is divided into two distinct sections: address decoding and the design of both static and dynamic memory arrays. Chapter 6, which covers exception handling, is especially valuable, given the 68000's wealth of exception-handling facilities.

In Chapter 7 we are concerned with the design of sophisticated microprocessor systems that include error-correcting memory or memory-management units. Multiprocessor systems, dynamic memories, memories capable of detecting and automatically correcting errors, and memory-management systems are all discussed. Chapter 7 provides an opportunity to discuss some of the 68020's special features, such as its coprocessor interface and its on-chip instruction cache (both the 68030 and 68040 caches are also described). The chapter ends with an introduction to the 68040 and 68060 microprocessors, which have dramatically improved on the performance of the 68020 without radically modifying its architecture.

The operation of the parallel interface and a description of the 68230 PI/T are outlined in Chapter 8, together with a discussion of the direct memory access (DMA) controller.

Chapter 9 deals with the serial interface between a microcomputer and a peripheral. This chapter also covers the international standards used to define the electrical characteristics of a serial data-link. Chapter 10 examines the buses linking together the functional modules of a microprocessor system. The characteristics of buses are dealt with under various headings, including timing and protocols, electrical properties, and bus control in microprocessor systems. The popular VMEbus is covered. The final chapter, Chapter 11, presents a practical discussion of some issues involved in microprocessor systems design. Beginning with adequate specifications and moving through design, construction, testability, and maintainability, this chapter concludes with a worked example of a 68000-based microcomputer.

A complete *Instructor's Manual* to accompany the book is available from PWS Publishing Company. This supplement includes complete solutions to text problems. The CD-ROM that is bound into the book contains software and files to enhance the text. Included on the CD-ROM are the 68000 cross-assembler and simulator, a demo version of a C cross-compiler from Tasking, Inc., TimingViewer software from Chronology Corp.,

manuals for these pieces of software, fragments of 68000 assembly language from the book, the 68000 instruction set, the 68020 instruction set, all of the end-of-chapter problems, application notes and data sheets from various chip manufacturers, and animated presentations of timing diagrams. Also included are the *Adobe Acrobat Reader* (to allow readers to view the files in Portable Document Format (pdf) and Microsoft's *PowerPoint Player* (to allow readers to play the animated presentations in PowerPoint format (ppt)).

ACKNOWLEDGMENTS

I would like to thank all those who helped me with the production of this book. Indeed, if it were not for Karl Amatneek, Nick Panos, and Lance Leventhal in San Diego, this book would not have been written. I had originally intended to write a book on the 6809 microprocessor. These three assaulted me verbally until I agreed to write about the 68000. In particular, I would like to thank Karl for his help in organizing my visits to the United States, Nick for the time he spent with me discussing the 68000, and Lance for his constructive criticism of my manuscript.

I would also like to thank the following reviewers:

Kasi Anantha
San Diego State University

Alan W. Proffitt
Arkansas Tech University

Abdul Ahad Awwal
Wright State University

Ravi Sundaram
Massachusetts Institute of Technology

Rainey Little
Mississippi State University

Vernor Vinge
San Diego State University

Francis Merat
Case Western Reserve University

John Julian Zenor
California State University at Chico

Most of my 68000 assembly language programs have been tested using a PC-based 68000 simulator developed by Paul Lambert at the University of Teesside. Over the years Paul has corrected all the bugs discovered by my students and readers, and has extended the simulator to include many important facilities. I would like to thank Paul for all his efforts.

I would also like to thank those at PWS Publishing Company who helped and guided me through the many stages in the production of this book—specifically David Dietz, Ann Lengel, and Andrea Goldman. And, finally, a special thanks to my wife, Sue, who read the draft manuscript and provided much useful feedback.

Technical data relating to the MC68000 and other associated products described in this publication is reproduced by kind permission of Motorola Semiconductors and the other companies mentioned in this book. These companies reserve the right to make any changes to the products herein to improve reliability, function, or design. These companies do not assume any liability arising out of the application or use of any product or circuit described herein; nor do they convey any license under their patent rights or under the rights of others.

Semiconductor manufacturers are constantly upgrading their products and they often update their data sheets and application notes to reflect this. Readers should regard the data sheets, applications notes, and handbooks in this section as illustrative or representative of actual devices. These data sheets must not be used to design new systems. If you are going to construct a microprocessor system, please contact the appropriate manufacturer or supplier for the most up-to-date literature.

On the CD-ROM, the Intertools Compiler is part of The Intertools Solution Demo Kit developed by Intermetrics Microsystems Software, a division of Tasking Inc. (www.tasking.com). It is used by permission. TimingViewer software and documentation included on the CD-ROM were reproduced with the permission of Chronology Corporation.

I encourage readers to send me suggestions and comments regarding this book through PWS Publishing Company in Boston or to contact me directly at The University of Teesside (Middlesbrough, England) by means of E-mail. My address is a.clements@tees.ac.uk.

Alan Clements
University of Teesside



THE MICROCOMPUTER

In this chapter we introduce the microcomputer and identify the characteristics of its major component parts. Once we have introduced these parts and described the functions they perform in a microcomputer, we are in a better position to deal with them in detail in later chapters. However, before we can continue, we need to determine exactly what we mean by the terms *microcomputer* and *microprocessor*.

The microprocessor is a central processing unit (CPU) on a single chip and is entirely useless on its own. To create a viable computer requires memory components, interface components, timing and control circuits, a power supply, and a cabinet or other enclosure. This book shows how these other components can be connected to a microprocessor to produce a microcomputer.

A microcomputer is defined as a stand-alone system based on a microprocessor. A stand-alone system is one that is able to operate without additional equipment. It should be distinguished from the individual functional parts of a microcomputer (the memory, the CPU, the interfaces, and the power supply). Therefore, an understanding of how a microprocessor is interfaced to other components is necessary to the engineer who wishes to design a microcomputer. The term *microprocessor system* should be regarded as meaning the same as *microcomputer* throughout this book.

The applications of a microcomputer are legion and hardly need elaborating on today. Broadly speaking, the microcomputer falls into one of two categories: the general-purpose digital computer and the embedded computer. The general-purpose digital computer is what most people understand by the word *computer*. It has all the memory and peripherals required by a user to execute a wide range of applications programs.

An embedded computer is one dedicated to a specific application and is normally transparent (or “invisible”) to the user of the system in which it is located. A typical embedded microcomputer lies at the heart of an automatic bank teller. A customer inserts a card in a slot and a microcomputer reads the relevant details from the card’s magnetic strip. The customer keys in an identity code; the microcomputer validates the code and then invites the customer to perform a transaction. Once the transaction has been completed, the microcomputer updates the data in the magnetic strip and operates the mechanical

subsystem that returns the card to its owner. The user of the automatic teller is entirely unaware of the embedded computer and its function.

The fundamental difference between an embedded computer and a general-purpose computer is the optimization of the former to suit a single function. Typically, an embedded computer contains only the components strictly necessary for it to execute its allocated task. In contrast, a general-purpose computer is highly likely to have sufficient memory and peripherals for it to handle a broad range of tasks. In particular, the general-purpose computer almost always has facilities for expansion, thereby enabling the user to add more memory and peripherals.

1.1

MICROPROCESSOR SYSTEMS

In this book, we examine the design of two types of microcomputer: the single-board computer (SBC) and the modular computer, which is composed of a number of separate units linked by a bus. The single-board computer is usually associated with the embedded computer, where it is designed to execute a single, fixed task.

The modular computer based on a bus is frequently a general-purpose digital computer and has a degree of sophistication not normally found on an SBC. To be fair, the introduction of high-density memories, high-performance peripherals, and programmable logic elements has now made it possible to produce very powerful SBCs. When we come to design modular microcomputers, we will discover that their design must be flexible so that they can be adapted to a wide number of different applications.

The block diagram of a possible modular, general-purpose, digital computer based on a 16/32-bit microcomputer is given in Figure 1.1. This system consists of a number of modules linked together by a bus. Figure 1.2 provides a photograph of a typical rack-mounted modular system. Although the words *card* and *module* are frequently interchangeable, a card may not necessarily constitute a module in the same sense as in the concept of “modular design and modularity.”

Information is moved between the cards by means of a bus—labeled *system bus* in Figure 1.1—to distinguish it from buses within the individual cards. A bus existing only within a card is termed a *local bus*. A system bus allows cards to be added to or removed from a microprocessor system. A microcomputer can, therefore, be built of standard building blocks: the cards. The advantage of a modular approach is that a manufacturer can produce a sufficiently large range of cards to permit any user to construct a microcomputer to his or her own specifications. Furthermore, once this trend begins, a number of independent manufacturers soon start to sell special-purpose cards. This process can most readily be seen in the case of some popular personal computers.

Of course, manufacturers begin to make their own cards for sale only when the market is sufficiently large. The size of the market depends on the widespread acceptance of a particular system bus and the standard-size cards that can be plugged into it. Standards for buses were once generated in an ad hoc fashion by some manufacturer or entrepreneur and later adopted by an international committee. In the case of the 68000,

Figure 1.1 Block diagram of a possible modular microcomputer





Figure 1.2
Modular
microprocessor
system
(*photograph*
courtesy of
BICC-Vero)



Motorola first created the Versabus, which was later modified by committees to become the VMEbus.

In the block diagram of Figure 1.1, three modules are connected to the system bus: a CPU module, a memory module, and a peripherals module. In practice, there is no reason why these functions cannot be distributed among the various modules of a system. For example, it is quite normal to locate a block of memory on a card containing one or more peripherals. However, the functions have been divided between the modules here in order to provide a reasonable sequence for the teaching of microprocessor systems design. The three modules comprising this system are the CPU module, the memory module, and the peripherals module.

CPU Module

The CPU module contains the microprocessor and its associated control circuitry. The control circuitry includes all the components (excluding memory and peripherals) that must be connected to a microprocessor to enable it to function. Most microprocessors do not contain sufficient circuitry on-chip to allow them to be connected directly to memory components. Generally speaking, the more sophisticated the microprocessor, the greater the demand for additional control circuitry. The following functions are some of those performed by the CPU module.

- Clock and CPU Control Circuits** The clock provides the sequencing information needed by the microprocessor to control its internal operations. Modern 32-bit microprocessors require a very simple clock circuit generating a continuous square wave with a frequency of between 4 and 100 MHz. Some very high performance systems have

clock frequencies of 200 MHz and beyond. This clock is a master clock and is normally distributed to all modules in the system. Other control circuitry includes the power-on-reset circuit, which forces the microprocessor to execute a start-up routine shortly after the system has been powered up.

Address Decoder The primary function of the address decoder is to divide the memory space of the CPU into smaller units and to allocate these to individual memory components. The CPU module is usually provided with some local memory that is not accessed from the system bus. This feature enables the CPU module to be tested independently of the rest of the microprocessor system. The address decoder also distinguishes between a memory access to local memory and one to memory situated on another module.

Address and Data Bus Buffers The microprocessor or any other device distributing information throughout the system cannot normally provide sufficient electrical drive to cater for the loading on the bus from other elements. Special integrated circuits, called *buffers* or *bus drivers*, act as an interface between the microprocessor and the bus. Additional circuitry is needed to control the bus drivers, as only one device may drive the bus at any instant.

Buffer Control The buffer control logic determines the mode of operation of the bus drivers and receivers on the CPU module. For example, during an access to local memory, the buffers driving the system bus must be disabled.

Although 16-bit microprocessors are designed to operate on 16-bit words, there are occasions when the microprocessor wishes to operate on an 8-bit entity. If memory were organized as 16-bit words, the CPU could not deal with transfer of a single 8-bit word between itself and memory. Most memories in 16-bit microcomputers are byte-organized, so that a 16-bit word is stored as two independently accessible 8-bit words. Byte/word control logic is required to enable the microprocessor to access either a single byte or both bytes of a 16-bit word. Today's 32-bit microprocessors are extensions of, or enhancements to, earlier 16-bit microprocessors and can generally use their 32-bit data buses to access a byte, word, or longword (i.e., 32 bits) in a single bus cycle.

Bus Arbitration Control In some microcomputers, the microprocessor has sole control of the system bus and determines the nature of each and every bus access, that is, a read from memory or a write to memory. In other microcomputers, more than one device can access the bus. It may be a DMA (direct memory access) controller, which is used to transfer data directly between a peripheral and memory without the active intervention of the CPU, or it may be another microprocessor. The latter case arises in a multiprocessor environment in which two or more microprocessors can operate independently on separate data. Clearly, if more than one device is able to control the system bus, a set of rules (i.e., a protocol) is needed to determine which can access the bus at any instant and to ensure that every bus controller gets fair access to the bus. The action of determining which device gets access to the bus is called *arbitration* and is normally carried out by hardware, as software arbitration would be unacceptably slow. The term *master* is generally used to describe the device that is currently controlling the bus and that may initiate

read and write cycles to other devices. Similarly, the term *slave* is employed to refer to devices that are accessed by a master.

Memory Management If there is one thing that separates the world of the 16/32-bit microprocessor from that of the 8-bit microprocessor, it is memory management. Memory management is a generic term and is applied to those techniques that translate the address of information generated by the computer (i.e., an address that may fall anywhere within its address space) into the address of that information within the available system memory. Most 8-bit and many 16/32-bit microcomputers do not use memory management techniques. The address generated by the CPU corresponds exactly to the actual location of information in the microprocessor's random access memory. One form of memory management is associated with the term *virtual memory* and can be employed to make a small random access memory appear to the CPU to be much larger than it really is. This form of memory management is performed by holding part of the program or data in high-speed random access memory and the rest of it on disk. Whenever the CPU cannot find the data it requires in the high-speed memory, it moves more data from disk to the high-speed memory.

Memory management is a rather complex topic and is best introduced by an analogy. Many newspapers have a page containing classified advertisements. The reader replies to an advertisement by writing to the address provided in the paper. This is the physical address of the advertiser. Sometimes the advertisements have box numbers instead of actual (physical) addresses. The reader writes to the newspaper, quoting the box number, and the paper forwards the letter to the appropriate advertiser. The paper is performing the action of memory management. It is translating a box number, which we can call a logical address, into the physical address of an advertiser.

The advantage of the preceding arrangement is that the reader does not have to care where the advertiser actually lives. The advertiser may live in the street next to the newspaper offices or in another country. The advertiser may move from one office to another. All this is irrelevant to the reader, who simply writes to the box number, leaving it up to the newspaper to perform the address translation.

In computer terms, the address generated when a program is executed on a microcomputer is called a *logical address* and corresponds to the box number in the preceding analogy. The address of information in memory is called its *physical address* and corresponds to the actual address of the advertiser. One of the purposes of memory management is to free programmers from all worries about where their programs and associated data are to lie in memory. As mentioned above, virtual memory techniques allow data to be moved between fast RAM and slower disk-based memory with the memory management unit keeping track of the data automatically. Another function is to monitor all memory accesses and to provide a user program with protection from modification by another program.

Although all first-generation microprocessors and many of the early 16/32-bit microprocessors employed external memory management units (MMUs), there has been a trend to integrate MMUs into the CPU chip itself. For example, both the 68030 and the 68040 include sophisticated MMUs on-chip.

Memory Module

The memory module of a microcomputer contains the bulk of the random access memory accessible from the system buses. The term *bulk* is used because there may well be

small quantities of memory on modules other than the memory module. The memory on the memory module may be read/write random access memory or read-only memory. Read/write memory can be read from or written to and is frequently called simply RAM in computer literature. Read-only memory (ROM) can be read from but not written to under normal conditions. Consequently, ROM is used to hold programs and data that change infrequently, if at all. Typically, ROMs hold interpreters for languages (such as BASIC or Forth), operating systems, and bootstrap programs. A bootstrap program is the first program run when a computer is switched on and is used to start up a system. It is a minimal program designed to read the operating system from mass storage, transfer it to the system's random access memory, and then initiate the execution of the operating system.

When we come to Chapter 5, which deals with memories, we will find that a range of memory components is available to the designer. The actual memory component chosen for any given application represents a trade-off between the desirable characteristics of the component and its cost.

The component selected for the memory module in Figure 1.1 is called *dynamic memory*. Dynamic memory is the most cost-effective form of read/write random access memory available and is frequently chosen as the means of implementing large memories. Unfortunately, dynamic memory is somewhat more complex to use than other forms of read/write memory, and a dynamic memory module must be carefully designed. Chapter 5 deals with the design of memory systems using dynamic memory components.

Peripherals Module

The peripherals module (see Figure 1.1) contains the circuits that form an interface between the microcomputer and the rest of the world. For example, a serial input/output interface enables the microcomputer to communicate with any of the CRT terminals currently available. The serial port moves data from point to point one bit at a time. A parallel port simultaneously moves several bits of data between the microcomputer and an external device, such as a printer. Many parallel interfaces transfer 8 bits at a time, but some can be programmed to move fewer than 8 bits or as many as 16 bits. Note that a parallel port may perform sundry other tasks, such as checking that the printer has accepted the data transmitted to it.

A *timer* is an integrated circuit that performs a variety of functions associated with the measurement of time and the generation of pulses. The actual facilities provided by individual timer chips vary from manufacturer to manufacturer. In general, the timer is able to generate single or repetitive sequences of pulses. It can measure the period or frequency of incoming pulses and is able to interrupt the microprocessor at fixed intervals. The latter operation permits the implementation of multitasking systems in which the computer switches from one job (task or program) to another each time it is interrupted.

The disk controller forms an interface between the microcomputer and a mass storage device, which may be a floppy disk drive or a hard disk drive. Most disk controllers are exceedingly sophisticated devices and often rival microprocessors themselves in complexity. The principal function of the disk controller is to translate the data from the microcomputer into a format suitable for storing on the disk, and vice versa.

The IEEE-bus controller forms an interface between the microcomputer and the popular IEEE-488 bus. Conceptually, the IEEE-488 bus behaves in a way very similar to the

system bus. Hewlett-Packard originally devised it and intended it to link programmable instruments in a laboratory or industrial environment. By controlling test equipment and measuring devices from the IEEE-488 bus, implementing an automatic testing station is possible. A system under test is connected to the test equipment and measuring devices. The computer configures (i.e., sets up) all the equipment via the IEEE-488 bus and then reads the test results from the same bus. Today, the IEEE-488 bus is also used to link peripherals, such as printers or disk drives, with microprocessor systems. The advantage of this bus is that it is now an international standard and is (theoretically) device- and manufacturer-independent.

The peripherals just described represent some of the most popular functions obtainable in the form of a single chip. In a real system, the various peripheral interfaces are likely to be distributed between the modules of the microcomputer.

1.2

EXAMPLES OF MICROPROCESSOR SYSTEMS

Before we begin to examine the design of actual microprocessor systems, looking at two generic applications is instructive and will give us an idea of some of the factors involved in microprocessor systems design.


Example 1: Morse Code Transmitter

All amateur radio operators once transmitted Morse code by tapping out the dots and dashes on a Morse key (i.e., a simple on/off switch). It is now relatively easy to design a circuit with a conventional keyboard that generates a single Morse character each time a key is depressed.

Figure 1.3 gives the block diagram of a possible Morse code generator. This is a truly basic computer and has the absolute minimum number of components needed to execute its *single* function. The CPU is connected to three major components: a parallel I/O port that detects a keystroke and generates the Morse code output, a read/write memory that holds temporary variables, and a read-only memory that contains the program to generate the Morse code. In the vast majority of systems, a few gates and other components are needed to perform certain system functions and to “glue” the CPU to its memory and peripherals.

Before leaving this example, we must make an observation. The majority of manufacturers would probably not employ a general-purpose microprocessor like the 68000 to build a simple system such as a text-to-Morse-code translator. Semiconductor manufacturers produce a large range of low-cost microcontroller chips for such applications. These chips are devices that are usually based on a standard CPU and often include on-chip ROM, scratch-pad read/write memory, and several peripherals. Microcontrollers make it possible to construct true one-chip computers for embedded control systems. Until recently, microcontrollers were based on 8-bit architectures because the CPU plus the memory and peripherals took up quite a large chunk of silicon real estate. However, the end of the 1980s witnessed the introduction of 16/32-bit microcontrollers.

Figure 1.3 represents the simplest form of microcomputer. It is simple because it has a low component count and does not employ many of the powerful features found on some microprocessors. It is, of course, a single-board computer and may be

Figure 1.3 Microprocessor-controlled Morse code generator

embedded within a radio transmitter. There are relatively few major design decisions in the production of the type of system of Figure 1.3, as there are so few components to deal with. In general, the design decisions are often largely economic and depend on the scale of production of the system.

Example 2: Personal Computer


Figure 1.4 provides the block diagram of a possible general-purpose personal computer. In this type of computer there are more functional blocks than in the basic computer presented in Figure 1.3, because the general-purpose personal microcomputer is fairly complex and has many different functions to perform. It must be able to input data from several sources (e.g., a keyboard or an external data-link), be able to store and retrieve data from some mass storage device, and be capable of outputting data to a CRT terminal or to its own TV display.

Most of the functional units in Figure 1.4 are as complex as the whole system of Figure 1.3. The designer has to juggle the conflicting requirements of each module and produce a compromise. Much of this book is concerned with the type of computer of Figure 1.4 and with the decisions the designer must make.



SUMMARY

This chapter has set the stage for our course in microprocessor systems design. We have introduced the microprocessor around which the microcomputer is to be built. Later chapters show how the microprocessor is connected (i.e., interfaced) to external memory and

Figure 1.4 Block diagram of a personal computer

to input/output devices. Although a microcomputer can be built from a handful of components on a single board, it can also be a very complex arrangement of modules that communicate with each other by means of a bus. When the basic principles of microcomputer design have been presented, we will return to the design of buses for microcomputers.

One of the most important concepts introduced in Chapter 1 is that of *modularity*. Modern systems are invariably designed as a number of largely independent modules that work together to achieve the desired effect. Only by decomposing the design of a complex microcomputer into the design of a collection of less complex subsystems can we

create highly reliable and sophisticated products. The electrical highway, or bus, which is introduced in this chapter, is one of the main tools of the engineer producing modular subsystems. The bus provides the means of linking modules together. Modularity is not limited to the realm of hardware. When we come to the design of software in Chapter 2, we will see that this statement is as true for the design of software as it is for the design of hardware.



PROGRAMMING THE 68000 FAMILY

In this chapter we describe the programming model of the 68000 microprocessor. The instruction set and the addressing modes of the 68000 are treated at an elementary level to enable the student to understand the assembly language programs in later chapters. A prerequisite is a basic knowledge of computer architecture so that, for example, the concepts of a program counter, a Boolean operation, a conditional test, and a stack are familiar. We begin with a look at typical assembler directives. This is followed by an introduction to one of the 68000's most powerful features—its wealth of addressing modes. We then provide an overview of its instruction set, and demonstrate how assembly language programs can be constructed. Finally, we look at the 68020, which is a powerful extension of the 68000's architecture.



2.1

ASSEMBLY LANGUAGE PROGRAMMING AND THE 68000

Assembly language is a form of the native language of a computer in which machine code instructions are represented by mnemonics, and addresses and constants are written in symbolic form (just as they are in high level languages).

Before we can discuss the 68000's instruction set, we must define some of the conventions adopted in writing assembly language programs. An assembly language is made up of two types of statement: the executable instruction and the *assembler directive*. An executable instruction is one of the processor's valid instructions and is translated into the appropriate machine code form by the assembler. Assembler directives tell the assembler something about the program; for example, they link symbolic names to values (`EQV`), allocate storage (`DS`), set up predefined constants (`DC`), and control the assembly process.

Since the principal purpose of this chapter is to introduce the 68000's instruction set, we will not concentrate on assemblers. It is worth mentioning, however, that powerful processors like the 68000 have a large range of sophisticated development tools. Many assemblers are employed in conjunction with linkers and libraries. The linker permits a program to be developed as a series of separate (i.e., independent) modules and then these modules are combined, or *linked*. A module can be written and the linker told about all the variables and names that are declared outside the module. During the assembly

phase, real (i.e., actual) addresses of operands are replaced by dummy addresses. When the modules are linked, the linker is able to put together all the various modules, and any dummy addresses are replaced by the actual addresses.

Another tool often available to the assembly language programmer is the *macro-assembler*, which permits the programmer to define macros. A macro is a unit of in-line code that is given a name by the programmer and can be called rather like a subroutine. Unlike a subroutine, the full code of the macro is embedded in the program each time it is used. That is, the macro is a form of shorthand used by the programmer to avoid writing certain sequences of instructions over and over again. You can also employ the macro to *rename* one or more instructions. For example, if you do not like using the 68000 instruction `MOVE.W D0, -(A7)` to push data on the stack, you can define the macro `PUSH D0` to replace the less clear `MOVE.W D0, -(A7)`. Suppose you want to repeatedly employ the three instructions

```
PEA      (A0)
MOVE.W   D3, -(A7)
BSR      Sub1
```

in your program. If your assembler supports macros, you can give the instructions the name `PushAndCall` and then write `PushAndCall` in your program whenever you wish to execute them. The assembler replaces the `PushAndCall` mnemonic by the three instructions when the assembly is carried out.

Assembly language reflects the architecture of the *native processor* itself, in contrast with high level languages that are theoretically independent of the system on which they run. First, it is necessary to define the size (in bits) of the units of data manipulated by the 68000. The 68000 permits 8-, 16-, and 32-bit operations. A 32-bit entity is called a longword, a 16-bit entity a word, and an 8-bit entity a byte. To avoid confusion, longword, word, and byte will always refer to 32-, 16-, and 8-bit values, respectively, throughout this book. The sizes of operands are indicated by `.B`, `.W`, and `.L` extensions to instructions to indicate byte, word, and longword values, respectively. Some microprocessors support even longer operands—the next step up after the longword is the *quadword* which is 64 bits, or 8 bytes long. Although the 68000 does not support quadword operations, the 68020 implements multiplication and division instructions that take quadword operands.

The following program demonstrates what an assembly language program looks like. Note that the prefix `$` indicates that the following number is a hexadecimal value; for example, `$004A = 7410`. The symbol `#` indicates that the operand following it is a literal or immediate value and not an address.

```
BACK_SP   EQU      $08           ASCII code for backspace
DELETE    EQU      $01           ASCII code for delete
CAR_RET    EQU      $0D          ASCII code for carriage return
          ORG      $004000       Data origin
LINE_BUF   DS.B     64           Reserve 64 bytes for line buffer
*
*   This procedure inputs a character and stores it in a buffer
          ORG      $001000       Program origin
          LEA      LINE_BUF, A2   A2 points to line buffer
```

```

NEXT      BSR      GET_DATA      Call subroutine to get input
          CMP.B    #BACK_SP,D0   Test for backspace
          BEQ      MOVE_LFT      If backspace then deal with it
          CMP.B    #DELETE      Test for delete
          BEQ      CANCEL        If delete then deal with it
          CMP.B    #CAR_RET      Test for carriage return
          BEQ      EXIT          If carriage return then exit
          MOVE.B   D0,(A2)+       Else store input in memory
          BRA      NEXT          Repeat
          .
          .                      Remainder of program
          .
          END

```

Don't worry about understanding this fragment of code. Its only purpose is to show what an assembly program looks like. A line is composed of three parts or fields: a label, an instruction or assembler directive, and a comment. The first and third components are optional. The assembler regards any text starting in the leftmost column (e.g., **DELETE** or **NEXT**) as a *label* that refers to the line it labels. Labels are chosen by the programmer and may consist of up to eight alphanumeric characters as long as the first character is a letter. Consider the line

NEXT	BSR GET_DATA	Call subroutine to get input
"NEXT" is a label that refers to this line.	"BSR GET_DATA" is the actual instruction to be assembled.	This is the comment field and is entirely ignored by the assembler.

Any text not starting in the first column is regarded as either a 68000 instruction (e.g., **BSR GET_DATA**) or an assembler directive (e.g., **ORG \$001000**). Instructions consist of a mnemonic (i.e., op-code) and no, one, or more parameters. The parameters are separated by commas, and embedded spaces are not permitted. Further text following an instruction or assembler directive is regarded as a comment and is ignored by the assembler. Some assemblers require the programmer to precede a comment with a delimiter (e.g., a colon or a semicolon). If the first character on any line is an asterisk, the entire line is regarded as a comment and is ignored by the assembler.

Assembler Directives

We are not going to go through all the assembler directives recognized by a typical assembler—only those that play an important role in almost every 68000 program.

EQU The *equate* directive links or binds a name to a value, making programs much easier to read. For example, it is better to equate the name **CAR_RET** to **\$0D** and use this name in a program, rather than to write **\$0D** and leave it to the reader to figure out that **\$0D** is the ASCII value for a carriage return. Consider the following example of its use.

```

STK_FRAME EQU 128                Define a stack frame of 128 bytes
          .
          .
          .
          LINK A1,#-STK_FRAME     Reserve 128 bytes for local storage

```

Not only is `STK_FRAME` more meaningful to the programmer than its numerical value of 128, it is very easy to modify the numeric value by changing the `EQU 128`, which appears at the head of the program.

DC The *define a constant* assembler directive permits the programmer to specify a constant that will be loaded into memory before the program is executed. This assembler directive is qualified by `.B`, `.W`, or `.L` to specify constants of 8-bits, 16-bits, or 32-bits, respectively. For example, the assembler directive `DC.B 3` loads the *byte* \$03 into memory, whereas `DC.L 3` loads the *longword* \$00000003 into memory. The constant specified by the directive is loaded in memory at the current location and the location counter is incremented by the size of the constant (by 1, 2, or 4 for `.B`, `.W`, or `.L` constants). `DC` directives are normally preceded by a label to enable the programmer to refer to the constant. A number (i.e., constant) without a prefix is treated as a decimal value. Prefixing it with a \$ indicates a hexadecimal value, and prefixing it with a % indicates a binary value. Enclosing a text string in single quotes indicates a sequence of ASCII/ISO characters. The following example demonstrates the syntax of the `DC` directive:

	<code>ORG \$001000</code>	Start of data region
First	<code>DC.B 10,66</code>	The values 10 and 66 are stored in consecutive bytes
	<code>DC.L \$0A1234</code>	The value \$000A1234 is stored as a longword
Date	<code>DC.B 'April 8 1985'</code>	ASCII characters are stored as a sequence of 12 bytes
	<code>DC.L 1,2</code>	Two longwords are set up with the values 1 and 2

The effect of these directives is illustrated by the memory map of Figure 2.1 together with the output produced by a 68K assembler. Note that successive words in Figure 2.1 are located at even addresses called *word boundaries*. Assemblers automatically align word and longword (`.W` or `.L`) constants on a word boundary.

You can employ a *symbolic value* or even an expression in a `DC` assembler directive. Consider the following example:

<code>BASE</code>	<code>EQU 57</code>	Equate the value \$39 to "BASE"
<code>OFFSET</code>	<code>EQU 3</code>	Equate the value \$03 to "OFFSET"
	<code>DC.L 3*BASE+OFFSET</code>	Store the longword 3*57+3 in memory

DS The define storage directive, `DS`, reserves storage locations. Its assembly language form is:

```
Label DS.<size> <operand>
```

`DS` is qualified by the size parameters `.B`, `.W`, or `.L` and takes a literal operand or an expression that yields a literal. The define storage directive has a similar effect to `DC`, but no information is stored in memory—that is, `DC` sets up constants that are to be loaded into memory before the program is executed, whereas `DS` reserves memory space for variables that will be generated by the program at runtime. Consider the following examples:

List1	DS.B	4	Reserve	4 bytes of memory
Array4	DS.B	\$80	Reserve	128 bytes of memory
Pointer	DS.L	16	Reserve	16 longwords (64 bytes)
VOLTS	DS.W	1	Reserve	1 word (2 bytes)
TABLE	DS.W	256	Reserve	256 words

Figure 2.1
Use of the
DC directive

Address	Memory contents		
001000	0A	42	DC.B 10,66
001002	00	0A	DC.L \$0A1234
001004	12	34	
001006	41	70	
001008	72	69	DC.B 'April 8 1985'
00100A	6C	20	
00100C	38	20	
00100E	31	39	
001010	38	35	
001012	00	00	DC.L 1,2
001014	00	01	
001016	00	00	
001018	00	02	
00101A			

Assembler listing

1	00001000		ORG	\$001000
2	00001000	0A42	FIRST:	DC.B 10,66
3	00001002	000A1234		DC.L \$0A1234
4	00001006	417072696C20	DATE:	DC.B 'April 8 1985'
		382031393835		
5	00001012	000000010000		DC.L 1,2
		0002		

A label in the left-hand column equates the label with the first address of the defined storage and references the lowest address of the defined storage value. In the preceding example, **TABLE** refers to the location of the first of the 256 words reserved (or allocated) by the **DS** directive.

ORG The *origin* assembler directive defines the value of the *location counter* that keeps track of where the next item is to be located in the target processor's memory. The operand following **ORG** is the absolute value of the origin (i.e., the point at which the next instruction or data element is to be loaded). **ORG** directives can be placed at any point in a program, as the following example illustrates:

```

      ORG      $001000      Origin for data
TABLE  DS.W      256      Save 256 words for "TABLE"
POINTER1 DS.L      1      Save one longword for "POINTER1"
POINTER2 DS.L      1      Save one longword for "POINTER2"
VECTOR_1 DS.L      1      Save one longword for "VECTOR_1"
INIT    DC.W      0,$FFFF  Store two constants ($0000, $FFFF)
SETUP1  EQU       $03      Equate "SETUP1" to the value 3
SETUP2  EQU       $55      Equate "SETUP2" to the value $55
ACIAC   EQU       $008000  Equate "ACIAC" to the value $8000
RDRF    EQU       0        RDRF = Receiver Data Register Full
PIA     EQU       ACIAC+4   Equate "PIA" to the value $8004
*

      ORG      $018000      Origin for program
ENTRY  LEA        ACIAC,A0   A0 points to the ACIA
      MOVE.B    #SETUP2,(A0) Write initialization constant into ACIA
*
GET_DATA BTST.B    #RDRF,(A0) Any data received?
      BNE       GET_DATA    Repeat until data ready
      MOVE.B    2(A0),D0     Read data from ACIA
*
```


Figure 2.2 provides a memory map for the preceding fragment of code. The first occurrence of **ORG** (i.e., **ORG \$001000**) defines the point at which the following instructions and directives are to be loaded. The four lines after **ORG \$001000** define four named storage allocations of 262 words in all. Following these, two words, \$0000 and \$FFFF, are loaded into memory. The address of the next free location is \$001210.

The **EQU**s define constants for use in the rest of the program. Thus, whenever the name **SETUP1** is used, the assembler replaces it by its defined value, 3. You can, in fact, write an *expression* at any point in the assembler where a numeric value must be provided. For example, **PIA EQU ACIAC+4** causes the word **PIA** to be equated to the value $ACIAC+4$ ($= \$008000 + 4 = \008004).

The second **ORG** (i.e., **ORG \$018000**) defines the origin from which the following instructions are loaded. It is not necessary to allocate separate regions of memory for data and instructions in this way—the first instruction would have been located at \$001210 had the second **ORG** not been used.

END The *end* directive simply tells the assembler that the end of a program has been reached and that there are no further instructions or directives to be assembled.

Figure 2.2
Memory map
demonstrating
applications of
DS, DC, and
ORG directives



```

1  00001000                                ORG    $001000
2  00001000  00000200      TABLE:      DS.W    256
3  00001200  00000004      POINTER1:     DS.L    1
4  00001204  00000004      POINTER2:     DS.L    1
5  00001208  00000004      VECTOR_1:     DS.L    1
6  0000120C  0000FFFF      INIT:          DC.W    0,$FFFF
7                                SETUP1:     EQU    $03
8                                SETUP2:     EQU    $55
9                                ACIAC:      EQU    $008000
10                               RDRF:       EQU    0
11                               PIA:       EQU    ACIAC+4
12                               *
13 00018000                                ORG    $018000
14 00018000  41F900008000  ENTRY:      LEA    ACIAC,AO
15 00018006  10BC0055      MOVE.B      #SETUP2,(AO)
16                               *
17 0001800A  08100000      GET_DATA:    BTST.B  #RDRF,(AO)
18 0001800E  66FA          BNE        GET_DATA
19 00018010  10280002      MOVE.B      2(AO),DO

```

2.2

PROGRAMMER'S MODEL OF THE 68000

The first step in examining a microprocessor is to look at the architecture that comprises its instruction set, registers, and addressing modes. We begin with the 68000's on-chip *user-visible* storage. Registers accessible to the programmer fall into three groups, data, address, and special-purpose, and are dealt with in turn. Figure 2.3 shows the arrangement of the 68000's internal storage. This diagram is slightly simplified, as there are really two A7s—we will discuss this concept later.

Because the 68000 has address and data *registers*, and address and data *pins*, there is some danger of confusing registers and pins when writing about them. To avoid any confusion, data and address registers are always denoted by a letter and a single digit (i.e., D0 to D7 and A0 to A7), whereas data and address pins are always denoted by a letter and two digits (i.e., D₀₀ to D₃₁ and A₀₀ to A₃₁).

In this section we concentrate only on the 68000 and will introduce the 68020 later. We should, however, make it clear that the architecture of the 68000 forms a subset of the 68020's architecture, and 68000 code will run on the 68020 without any modification (apart from one normally insignificant instruction). From the point of view of those who write or use *applications* programs, there is no difference between the registers of the 68000 and the 68020. As we shall discover, the difference between the 68000 and the 68020 register sets is relevant only to the system programmer who is interested in the operating system.


Data Registers

The 68000 is internally organized as a 32-bit machine, and its registers are, therefore, 32 bits wide. The 68000 has eight general-purpose data registers, D0 to D7, and most operations involving the manipulation of data act on the contents of these registers. The eight data registers are entirely general in the sense that any operation permitted on D_i is also permitted on D_j. Some microprocessors restrict certain operations to specific registers. This is undesirable from the programmer's point of view, because it forces you to remember “what can be done to what.” However, the use of special-purpose registers does permit the generation of more compact code.

As computers with 16- or 32-bit data wordlengths are less than ideal for the manipulation of text, because of its byte-oriented characters, microprocessor manufacturers have improved the efficiency of 32-bit machines by allowing 8-bit operations to take place on part of the contents of 16- or 32-bit registers. In Figure 2.3, the data registers are split into two words by a line of long broken dots, and the lower-order words are in turn divided into 2 bytes by a line of short dots.

Operations on longwords, words, and bytes are denoted by the addition of .L, .W, and .B, respectively, to mnemonics. For example, the operation `ADD.L D0, D1` adds the 32-bit contents of data register D0 to the 32-bit contents of D1 and puts the 32-bit result in D1. The operation `ADD.B D0, D1` adds the least significant 8 bits of D0 to the corresponding 8 bits of D1 and puts the result in D1. Note that when a subsection of a data register is operated on, the remainder of the register is unaffected. For example, `ADD.B D0, D1` does not modify bits 8 to 31 of destination register D1. When a subsection of a data register takes part in an operation, the subsection is always the lowest order unit of the register—that is, bits 0 to 7 or bits 0 to 15. When we describe operations on registers, we will use the notation [D1] to mean “the contents of D1.”

Figure 2.3
Programming
model of
the 68000



Address Registers

The 68000 has eight address registers, designated A0 to A7 in Figure 2.3. An address register is a *pointer* register, because it holds the address of a data element in memory. All address registers are 32 bits wide and operations performed on their contents affect the whole longword. Byte operations on bits 0 to 7 of an address register are not permitted.

The contents of an address register represent a single entity, and the idea of separate address fields has no meaning. Therefore, an operation on the low-order word of an

address register always affects the entire contents of that register. That is, if the low-order word of an address register is loaded with a 16-bit operand, the sign-bit of the operand is extended into bits 16 to 31 of the high-order word. Sign extension takes place because the contents of an address register are treated as a signed 2's-complement value. For example, if the low-order word of an address register is loaded with %1010 0000 0000 0111 (\$A007), the address is sign-extended to give the longword %1111 1111 1111 1111 1010 0000 0000 0111 (\$FFFA007). Programmers must be aware of this fact.

Do not be too alarmed by the idea of negative (i.e., 2's complement) addresses. Suppose address register A1 contains the value \$FFFFFFFA (representing -6), and A2 contains the value \$00001000. If we add A1 to A2, we get \$FFFFFFFA + \$00001000 = \$00000FFA (in 32-bit arithmetic). This is six locations *back* from the address pointed at by A2. In other words, a negative address means "backward from the current location."

As in the case of data registers, an operation on A_i can also be applied to A_j . However, A7 is a special-purpose address register and has an additional role to those of A0–A6. Address register A7 acts as the *stack pointer* used by subroutines to store return addresses in memory.

One of the simplifications introduced in Figure 2.3 is that there are really two A7 registers. We do not dwell on this point here as it is of no immediate importance. We can note that at any instant the 68000 runs in one of two modes, *user* mode or *supervisor* mode. The operating system runs in the supervisor mode, and programs controlled by the operating system run in the user mode. Each of these modes has its own A7 (all other registers are common to both operating modes). Consequently, if a user program corrupts its own stack pointer (i.e., A7), the entire system does not crash, because the operating system's own stack pointer is not affected. After a hardware reset when the 68000 is first powered up, the 68000 is automatically put into the supervisor mode. The 68000 programmer may write either A7 or SP. When we need to be explicit, the supervisor stack pointer is written SSP, and the user stack pointer is written USP.

The 68000's designers said, "Let there be address registers and data registers" and have adopted a philosophy that treats addresses and data separately. Some microprocessors have registers whose contents may contain data or the addresses of data. Such microprocessors allow all arithmetic and logical operations to take place on addresses and data values alike.

Addresses and data are used in entirely different ways and therefore should not be treated in the same way. Consequently, the designers of the 68000 have created two sets of registers, each with its own rules. One rule is that a word or byte operation on a data register does not in any way affect the bits of the register not taking part in the operation. The same rule does not, of course, apply to the contents of an address register.


When the 68000 was first introduced, there was some debate about whether it was a 16-bit or a 32-bit computer. As stated earlier, the 68000 has 32-bit internal registers and can carry out 32-bit operations on data or addresses. It is, however, interfaced to external systems by a 16-bit data bus, forcing all 32-bit accesses to be implemented as two consecutive 16-bit accesses. Moreover, the 68000's external address bus is only 24 bits wide, and address bits A_{24} to A_{31} have no effect on the address leaving the chip. Consequently, addresses (and the contents of address registers) are frequently written as six hexadecimal characters (i.e., 24 bits), as the eight most significant bits of an address have no meaning as far as the system connected to a 68000 is concerned.

The 68000 has a 23-bit address bus, A_{01} to A_{23} , that specifies one of 2^{23} possible word addresses. Although the 68000 has a 16-bit organization and a 32-bit architecture, its memory is byte-addressable—that is, it can address both 16-bit and 8-bit quantities with equal ease. A byte address can be odd or even. In byte addressing, the byte represented by bits D_{00} to D_{07} is the odd byte at the odd address, and the byte represented by bits D_{08} to D_{15} is the even byte at the even address. Two signals from the 68000, UDS^* (upper data strobe) and LDS^* (lower data strobe) specify whether the 68000 is accessing a word or the upper/lower byte of a word. For this reason, you can think of UDS^* and LDS^* as acting like a pseudo A_{00} and we can talk about a 24-bit address bus. We will have a lot more to say about UDS^* and LDS^* when we introduce the 68000's hardware interface to memory.

The 68020 has a full 32-bit address bus and a true A_{00} address line—it doesn't employ UDS^* and LDS^* signals to specify odd or even bytes.

When the 68000 programmer refers to a longword, its address is defined as the address of the high-order 16 bits of the longword. The next even address holds the low-order 16 bits of the longword. Figure 2.4 illustrates the way in which the 68000's memory is arranged.

Figure 2.4
Memory
organization



Special-Purpose Registers

The 68000 has two special-purpose registers, the program counter (PC) and the status register (SR). The program counter is 32 bits wide and contains the address of the *next* instruction to be executed. This is a simplification of the true state of affairs, because the 68000 is able to *look-ahead* and to fetch instructions before they are needed. Therefore, the 68000's program counter does not always point to the next instruction to be executed.



The program counter is conventional with only one quirk. In order to fit the 68000 into a 64-pin package, its external address bus is restricted to 24 bits, as we have already stated. The 68000 can access only 8 M-words (i.e., 16 M-bytes) of external memory.

The 16-bit status register (SR) is divided into two logical fields. The eight most significant bits are called the *system byte* and control the 68000's operating mode. The importance of the system byte is dealt with in later chapters. All we need do here is to introduce its five bits: T (the trace mode bit), S (the user/supervisor mode bit), and I₀, I₁, and I₂ (the interrupt mask bits). The system byte cannot be modified by the programmer when the 68000 is running in the user mode; that is, only the operating system is concerned with the system byte.

The least significant eight bits of the SR constitute the condition code register (CCR) and indicate the outcome of arithmetic and logical operations executed by the 68000. Figure 2.5 shows the structure of the CCR. Unlike the status byte, the CCR is of prime importance to the user-mode programmer.

The carry bit is conventional, as are the V, Z, and N bits, and represents the carry-out of the most significant bit of an operand during an arithmetic or logical operation. We use

Figure 2.5
68000
status word



the term *operand* rather than *word*, because the 68000 supports longword, word, and byte operations, so the carry bit represents the carry-out from bits 31, 15, or 7, respectively. The following example should clarify the picture.

The operation `ADD.B D0, D1` adds bits 0 to 7 of D0 to bits 0 to 7 of D1 and deposits the result in D1 (overwriting the old bits 0 to 7 in D1). It cannot be emphasized too strongly that bits 8 to 31 of D1 remain unchanged after this instruction has been executed. The carry resulting from the addition is copied into the carry flag of the CCR. If `[D0] = $12345678` and `[D1] = $13579BDF`, the action of `ADD.B D0, D1` results in `[D1] = $13579B57`, and the carry flag is set to 1. Had we performed a word operation `ADD.W D0, D1`, the carry bit would have been set to the carry-out resulting from bit 15.

Under certain circumstances, the X-bit, or extend-bit, is identical to the carry bit. During an addition, subtraction, negation, or shifting operation, the X-bit reflects the state of the carry-bit, C. The X-bit is included in the condition code byte because it is a *pure extension bit* and is used only when a byte/word/longword is extended beyond 8, 16, or 32 bits, as we shall soon see.

The X-bit has been provided because programmers often employ the carry bit as a multipurpose test flag. For example, the carry-bit is occasionally used to transfer information between subroutines. If the C-bit is set following a return from a subroutine, it may indicate that an error occurred in the subroutine. The X-bit is provided exclusively for use in *arithmetic* operations that generate a true carry-out. Instructions such as `CMP`, `MOVE`, `AND`, `OR`, `CLR`, `TST`, `MUL`, and `DIV` affect the state of the carry-bit but have no effect on the state of the X-bit.

The overflow flag, V, is set if the result of an arithmetic operation, when interpreted as a 2's-complement value, yields an incorrect sign bit. The zero flag, Z, is set if a result (longword, word, or byte) is zero. The negative flag is a copy of the most significant bit of a result (longword, word, or byte).

Table 2.1 demonstrates how the CCR is affected by some byte operations. The `ADD` instruction adds the source operand to the destination operand, the `SUB` instruction subtracts the source operand from the destination operand, the `CLR` instruction clears the operand, the `ASL` instruction shifts the operand one place left, and the `ASR` instruction shifts it one place right (the number is treated as a signed value).

2.3

ADDRESSING MODES OF THE 68000

In this section, we look at the ways in which the 68000 specifies the address of operands. Most microprocessor instructions have two or three fields. These include the nature of the instruction, the address of the source operand, and the address of the destination operand. The address of an operand can be specified in a number of different ways called, collectively, *addressing modes*. The sophisticated addressing modes associated with the 68000 provide programmers with tools for accessing data structures such as tables, arrays, and vectors.

A Notation to Define Addressing Modes

Before continuing, we need to develop an unambiguous notation to help us to describe information manipulation within the 68000. Such a notation is called *register transfer language* (RTL). Registers are denoted by their names. Square brackets mean “the contents of,” so that `[D0]` means the contents of data register D0. We can therefore write `[D4] = 50` to mean that the contents of register D4 are equal to 50.

Table 2.1 Effects of various instructions on the CCR

	ADD.B	ADD.B	SUB.B	SUB.B	ASL.B	ASL.B	ASL.B	ASR.B	ASR.B	CLR.B
Source Destination	00101011	01101011	00011010	01011010	00101011	01101011	10101011	01101011	01101011	00101011
	00011010	01011010	00101011	00011011						
Destination CCR	01000101	11000101	00010001	11000001	01010110	11010110	11010101	00110101	00000000	
	XNZVC	XNZVC	XNZVC	XNZVC	XNZVC	XNZVC	XNZVC	XNZVC	XNZVC	XNZVC
	00000	01010	00000	11001	00000	01010	11001	10001		-0100

The base of a number is denoted by a prefix. The lack of a prefix indicates decimal, a percent sign (%) indicates binary, and a dollar sign (\$) indicates hexadecimal. A 32-bit number is represented by eight hexadecimal characters, and a data register holds unsigned integer values in the range \$0000 0000 to \$FFFF FFFF. For purposes of style, we leave a space between the four least significant hexadecimal digits of a number and the remaining most significant digits—except in assembly language programs, where numbers must not contain embedded spaces. As we stated earlier, addresses are frequently represented by six hexadecimal characters, because A_{24} to A_{31} have no meaning in the system connected to the 68000.

The backward arrow, \leftarrow , indicates a transfer of information. Consider the examples below.

[D4] \leftarrow 50	Put 50 into register D4
[D4] \leftarrow \$1234	Put \$1234 into register D4
[D3] \leftarrow \$FE 1234	Put \$FE 1234 into register D3.

The following symbols are used in the definition of addressing modes.

Symbol	Meaning
M	Location (i.e., address) M in the main store
A _i	Address register i ($i = 0$ to 7)
D _i	Data register i ($i = 0$ to 7)
X _i	General register i. (X _i may be an address or a data register)
[M]	The contents of memory location M
[X]	The contents of register X (X may be an address or a data register)
[D _i (0:7)]	Bits 0 to 7 inclusive of register D _i
<>	Enclose a parameter required by an expression
ea	The effective address of an operand
[M(ea)]	The contents of a memory location specified by ea
d8	An 8-bit signed offset (a constant in the range -128 to 127)
d16	A 16-bit signed offset (a constant in the range $-32K$ to $32K - 1$)
d32	A 32-bit signed offset (a constant in the range $-2G$ to $2G - 1$)

In order to illustrate the action of addressing modes we introduce two instructions, **ADD** and **MOVE**. The assembly language form of the **ADD** instruction is **ADD <source>, <destination>**, and it is defined in RTL as

[destination] \leftarrow [source] + [destination]

The contents of *source* are added to the contents of *destination*, and the result of their addition becomes the new contents of *destination*. Destination and source are both effective addresses. *Addressing modes* are concerned with the way in which the source and destination of the operands are determined, as we shall soon see.

The second instruction we introduce is **MOVE**, which has the assembly language form **MOVE <source>, <destination>**, and is defined in RTL as

[destination] \leftarrow [source]

The **MOVE** instruction copies the contents of the effective address specified by “*source*” into the location specified by “*destination*.” This is the 68000’s most general instruction (in terms of the addressing modes it supports) and replaces a whole host of instructions such as **LDA** (load accumulator), **STA** (store accumulator), and **PHA** (push accumulator), associated with many other microprocessors.

Immediate Addressing

In the *immediate* (or *literal*) addressing mode, the actual operand follows the instruction and allows constants to be set up at the time the program is written. For example, the instruction **ADD.L #9,D0** adds the number 9 to the contents of data register D0. The “9” is called an *immediate* operand because it forms part of the instruction and the CPU does not have to carry out a further memory access to obtain it. Once a constant is defined in the literal mode, it cannot be changed while the program is running. The hash symbol, #, precedes the operand and indicates to the assembler that the following value is to be used with the immediate addressing mode. The 68000 permits byte, word, and longword immediate operands. The following examples all illustrate addressing modes in terms of their assembly language form and define them in RTL.

Assembly Language Form	RTL Form	Action
MOVE.W #\$8123,D3	$[D3(0:15)] \leftarrow \$8123$	The hexadecimal value \$8123 is transferred into the lower-order word of register D3.
MOVE.L #\$8123,D3	$[D3(0:31)] \leftarrow \$8123$	The hexadecimal value \$00008123 is transferred into D3.

A typical application of immediate addressing is in setting up control loops. The example below uses immediate addressing several times to preset all the elements of an array of 128 bytes to \$FF.

```

MOVEA.L #$001000,A0    Load A0 with the address of the array
MOVE.B  #128,D0         D0 is the element counter (preset to 128)
LOOP    MOVE.B  #$FF,(A0)+    Store $FF in this element and increment pointer
        SUBQ.B  #1,D0         Decrement element counter
        BNE     LOOP         Repeat until all the elements are set

```

Absolute Addressing

Absolute addressing means that the instruction contains the operand’s address; it is sometimes called *direct addressing*. The actual (i.e., absolute) address of an operand is specified at the time the program is written; this address is constant and is not modified in any way by the processor. For example, the destination operand **Status** in **ADDI #4,Status** is an absolute address.

The 68000 provides two variants of absolute addressing: absolute short addressing and absolute long addressing. In absolute short addressing, the address of the operand is a 16-bit word following the instruction. This word is *sign extended* to 32 bits before it is used to access the operand. Consequently, absolute short addresses in the range \$0000 to \$7FFF are sign extended to \$00000000 to \$00007FFF, whereas absolute short addresses in the range \$8000 to \$FFFF are sign extended to \$FFFF8000 to \$FFFFFFFF.

The programmer can use absolute short addressing to access only the top and bottom 32 Kbytes of memory space.

Absolute long addressing requires two 16-bit words following an instruction to generate a 32-bit absolute address. This allows the whole of memory to be accessed. The programmer does not have to worry about long and short forms of addressing modes, as the assembler automatically selects the appropriate version. Some examples of absolute addressing are as follows:

Assembly Language Form	RTL Form	Action
<code>MOVE.L D3, \$1234</code>	$[M(\$1234)] \leftarrow [D3(16:31)]$ $[M(\$1236)] \leftarrow [D3(0:15)]$	The contents of register D3 are copied into memory location \$1234. Because the 68000's memory is byte organized, locations \$1234 to \$1237 are used.
<code>MOVE.W \$1234, D3</code>	$[D3(0:15)] \leftarrow [M(\$1234)]$	The contents of memory location \$1234 are moved into the lower-order word of D3.
<code>PTM EQU \$FFFC120</code> <code>MOVE.L PTM, D2</code>	$[D2] \leftarrow [M(\$FFFC120)]$	The contents of memory location \$FFFC120 are moved into register D2. Note that the address \$FFFC120 is stored as \$C120 and is automatically sign extended to 32 bits (\$FFFC120).

Absolute addressing is employed when the address of an operand is known at the time of writing the program. This happens under two circumstances. The first corresponds to memory-mapped input/output, where a given memory address is used as an input or output port address. The second is in programs that will never be relocated; that is, the program and its associated data always occupy the same addresses in memory, irrespective of the machine on which the program is run or of the operating system, or if the system uses memory management. Whenever possible, 68000 programmers should avoid absolute addressing in order to produce *position-independent code*, PIC. Position-independent code avoids the use of absolute addressing and can be placed anywhere in memory without recomputing the address of operands.

Register Direct Addressing

Register direct addressing does not involve a memory access, because the source or destination operands are the 68000's internal registers. The effective address of an operand is given by the name of the address or data register specified in the instruction. For example, the instruction `MOVE.L D0, D3` copies the entire contents of data register D0 into register D3. Consider the following examples of register direct addressing:

```
MOVE.L D0, D3 = [D3] ← [D0]
MOVE.W D0, D3 = [D3(0:15)] ← [D0(0:15)]
```

(program continued)

```
MOVE.B D0,D3 = [D3(0:7)] ← [D0(0:7)]
MOVE.L A1,D0 = [D0] ← [A1]
ADD.L D1,D2 = [D2] ← [D2] + [D1]
ADD.L #12,D2 = [D2] ← [D2] + 12
```

Note that the general **MOVE** instruction does not allow the transfer of the contents of a data register into an address register. Thus, although **MOVE.L A1,D0** is legal, the inverse operation **MOVE.L D1,A0** is not. This philosophy of segregating addresses and data makes it more difficult for the programmer to carelessly corrupt an address. We shall soon see that a special instruction, **MOVEA**, is available for the transfer of information to address registers.

Information within the computer is stored either in memory locations or in registers inside the CPU. Theoretically, it does not matter where data is held, as long as it is manipulated according to the appropriate algorithm. In practice, the storage of data in on-chip registers is preferred because registers can be accessed faster than memory locations.


**Address
Register Indirect
Addressing**

Register indirect addressing means that the address of an operand is in a register. This register is called a *pointer register* and is one of the 68000's eight address registers. In RTL terms, the effective address of an operand is specified by **ea = [Ai]**. The following examples illustrate the effect of address register indirect addressing. Address register indirect addressing is specified in assembly language form by enclosing the address register in parentheses. The expression **[M([Ai])]** is read as "the contents of the memory location whose address is in address register Ai."

Assembly Language Form	RTL Form	Action
MOVE.L (A0),D3	[D3] ← [M([A0])]	The contents of the memory location whose address is in A0 are copied into register D3.
MOVE.W D4,(A6)	[M([A6])] ← [D4(0:15)]	The lower-order word of D4 is copied into the memory location whose address is in A6.

For example, in Figure 2.6, **MOVE.W (A0),D0** moves the word 17AB₁₆ from memory location 1234 into data register D0. As we have already noted, the contents of the

Figure 2.6
Address
register indirect
addressing



address registers cannot themselves be modified by a **MOVE** operation, because **MOVE** is explicitly forbidden from acting on the contents of an address register. The instruction **MOVEA** is provided to move information into an address register. **MOVEA** <ea>,Ai is defined as

$$[Ai] \leftarrow [ea]$$

The **MOVEA.L D4,A3** instruction copies the 32-bit contents of D4 into address register A3. Note that **MOVEA.W D4,A3** copies the low-order word of D4 into the low-order word of A3 and then copies the sign bit (i.e., bit 15) into bits 16 to 31 of A3. This instruction is almost the same as **MOVE**, except that the destination address of the operand must be an address register. There are two other differences between **MOVE** and **MOVEA**. The more general operation, **MOVE**, causes the contents of the condition code register to be updated. As **MOVEA** is used only to generate an address, the contents of the CCR are not affected by **MOVEA**. Another difference is that **MOVE** permits a byte operation, whereas **MOVEA** is defined only for longwords and words (i.e., **MOVEA.L**, **MOVEA.W**).


As stated earlier, the instructions **MOVE** and **MOVEA** are provided to force the programmer to appreciate the distinction between addresses and data. However, some assembler writers have circumvented this by allowing the programmer to write **MOVE** for both **MOVE** and **MOVEA**. The assembler itself automatically chooses the appropriate operation code.

Register indirect addressing provides an efficient method of accessing data, because the address of the operand does not have to be read from memory by the instruction that accesses the operand. The address is, of course, already in the CPU in an address register. Consider the following example:

	MOVEA.L #ACIA,A0	Load A0 with address of ACIA (ACIA is an I/O device)
*		
READ_STATUS	MOVE.B (A0),D0	Place contents of location pointed at by A0 in D0
*		
	BTST.B #0,D0	Test bit 0 of D0 for data ready
	BEQ READ_STATUS	Repeat until ACIA ready
	MOVE.B 2(A0),D0	Read the input

In this example, the byte at address “ACIA” is accessed indirectly via a pointer in A0. We could have used direct addressing and written **MOVE.B ACIA,D0**. However, that would require a memory access to read the address of “ACIA” every time the instruction were executed. Furthermore, address register indirect addressing provides a method of generating addresses *dynamically* during the execution of a program. For example, if **MOVEA.L #ACIA,A0** loads address register A0 with the address of ACIA, then **ADDA.L #16,A0** sets up an address in A0 16 byte-locations onward.

A good example of address register indirect addressing is provided by the *linked list*. The simplest type of singly linked list is composed of a chain of units, each linked to its successor by an address (Figure 2.7). The last element in the list has a null (i.e., zero) address. Suppose we wish to add a new element to the list and insert it at the end. All we have to do is read the address field of the first element to locate the next element. Then we read the address field of this element in order to move to the next element. The list can be traversed in this way until its end is reached. We know that the end of the list has been located when the address of the next element is zero. The following fragment of code inserts a new item into the list. Initially, the longword variable **HEAD** points to the

Figure 2.7
Linked list

first item in the list, and the longword variable **NEW** contains the address of the new item to be inserted.

```

      MOVEA.L  #HEAD,A0    A0 initially points to start of list
LOOP  TST.L   (A0)         IF the address field = 0
      BEQ     EXIT         THEN exit
      MOVEA.L  (A0),A0      ELSE read address of next element
      BRA     LOOP         Continue
EXIT  MOVEA.L  #NEW,A1     Pick up address of new element
      MOVE.L   A1,(A0)      Add new entry to end
      CLR.L    (A1)         Add new terminator
  
```

Figure 2.8 illustrates a linked list before the insertion of an element, and Figure 2.9 illustrates the linked list after the insertion of a new element. Figure 2.10 shows the memory map before and after the insertion.

Address Register Indirect with Postincrement Addressing Register indirect with postincrement addressing is a variation of address register indirect addressing and is also called address register indirect with *autoincrementing*. The effective address of an operand is generated in the same way as address register indirect, except that the contents of the address register from which the operand address is derived are incremented by 1, 2, or 4 after the instruction has been executed. A byte operand causes an increment by 1, a word operand by 2, and a longword by 4. An exception to this rule occurs when the



Figure 2.8
Example of
a linked list**Figure 2.9** Effect of inserting an element into the linked list of Figure 2.9


Figure 2.10
Memory map of
the linked list
before and after
the insertion of
an element

Memory map of linked list before inserting an element	Memory map of linked list after inserting an element
00001000 00001008	00001000 00001008
00001004 00001125	00001004 00001125
00001008 00001010	00001008 00001010
0000100C 00002345	0000100C 00002345
00001010 00001018	00001010 00001018
00001014 000012FC	00001014 000012FC
00001018 00000000	00001018 00002000
0000101C 00001234	0000101C 00001234
	00002000 00000000
	00002004 0000ABCD

Note: The shaded memory elements represent data values.

stack pointer, A7, is used with byte addressing. The contents of A7 are then automatically incremented by 2 rather than by 1. This is done to keep the stack pointer always pointing to an address on a word boundary. Some examples should make this clear. Figure 2.11 describes the action of postincrementing addressing.

Assembly Language Form	RTL Form	Action
MOVE.L (A0)+, D3	$[D3] \leftarrow [M([A0])]$ $[A0] \leftarrow [A0] + 4$	The contents of memory location whose address is in A0 are copied into D3. The contents of A0 are then increased by 4.
MOVE.W (A7)+, D4	$[D4(0:15)] \leftarrow [M(A7)]$ $[A7] \leftarrow [A7] + 2$	The 16-bit contents of the memory location whose address is in A7 are copied into the lower-order 16 bits of D4. The contents of A7 are then increased by 2.
MOVE.B (A7)+, D4	$[D4(0:7)] \leftarrow [M([A7])]$ $[A7] \leftarrow [A7] + 2$	The 8-bit contents of the memory location whose address is in A7 are copied into the lower-order 8 bits of D4. The contents of A7 are then increased by two, rather than one, because A7 is the stack pointer.



A typical application of this addressing mode is accessing a data structure where the individual elements are stored consecutively. For example, consider the following fragment of a program designed to fill a 16-element array of longwords (called `BUFFER`) with zeros:

```
MOVE.B #16,D0      Set up a counter for 16 elements
MOVEA.L #BUFFER,A0 A0 points to the first element of the array
LOOP CLR.L (A0)+    Clear an element and move pointer to the next
      SUBQ.B #1,D0   Decrement the element counter
      BNE     LOOP   Repeat until the count is zero
```

Address Register Indirect with Predecrement Addressing This variant of address register indirect addressing is similar to the one above, except that the specified address register is decremented *before* the instruction is carried out. As above, the decrement is by 4, 2, or 1, depending on whether the operand is a longword, a word, or a byte, respectively. The two examples below demonstrate how this address mode differs from address register indirect addressing with postincrement.

Assembly Language Form	RTL Form	Action
<code>MOVE.L -(A0), D3</code>	$[A0] \leftarrow [A0] - 4$ $[D3] \leftarrow [M([A0])]$	The contents of address register A0 are first decremented by 4. The contents of the memory location pointed at by A0 are then moved into register D3.
<code>MOVE.W -(A7), D4</code>	$[A7] \leftarrow [A7] - 2$ $[D4(0:15)] \leftarrow [M([A7])]$	The contents of address register A7 are first decremented by 2. The contents of the memory location pointed at by A7 are moved into register D4.

By means of its autoincrementing and autodecrementing modes, the 68000 is blessed with eight stack pointers—A0 to A7. If the stack is considered to grow toward *lower* addresses, the `PUSH` operation is implemented by predecrementing and storing and the `PULL` by reading and postincrementing.

The two operations necessary to push the entire contents of D0 and the lower-order word of D1 onto the stack pointed at by A4 are

```
MOVE.L D0, -(A4)
MOVE.W D1, -(A4)
```

If the contents of the 16-bit word on the top of this stack are to be pulled and stored in D6, the following operation may be used:

```
MOVE.W (A4)+, D6
```

Autoincrementing and autodecrementing addressing modes are widely used to deal with data in tabular form (lists or arrays). For example, if 16 words of data are stored consecutively in memory with their starting address in address register A0, they can be added together by executing the instruction `ADD.W (A0)+, D0` 16 times.


Suppose we have to compare the contents of two tables, each *N* bytes long, element by element, to determine whether they are identical. The following program will do this. The *work* is done by a `CMPM (A0)+, (A1)+` instruction, which compares the contents of the element pointed at by A0 with the contents of the element pointed at by A1 and then increments both pointers. `CMPM` stands for “compare memory with memory.”

TABLE_1	EQU	\$002000	Location of Table 1
TABLE_2	EQU	\$003000	Location of Table 2
N	EQU	\$30	48 elements in each table
.			
	MOVEA.L	#TABLE_1, A0	A0 points to the top of Table 1
	MOVEA.L	#TABLE_2, A1	A1 points to the top of Table 2
	MOVE.B	#N, D0	D0 is the element counter
NEXT_ELEMENT	CMPM.B	(A0)+, (A1)+	Compare a pair of elements
	BNE	FAIL	If not the same then exit to FAIL
	SUBQ.B	#1, D0	Else decrement element counter
	BNE	NEXT_ELEMENT	Repeat until all done
.			
SUCCESS	.		Deal with success (all matched)
.			
FAIL	.		Deal with fail (not all matched)

Figure 2.12 provides another demonstration of the use of the predecrementing and postincrementing register indirect addressing modes. In this example, the order of a block of data is reversed. Initially, the block is copied from `BUFFER` to `BUFFER1` by means of the `MOVE.B (A0)+, (A1)+` instruction. Then the block is copied back to `BUFFER` in the reverse order by using `MOVE.B -(A1), (A0)+`. The source pointer scans upward and the destination pointer scans downward.

Register Indirect with Displacement Addressing In the register indirect addressing with displacement mode, the effective address of an operand is calculated by adding the contents of an address register to the sign-extended 16-bit displacement word forming part of the instruction. Remember that *sign-extended* means that the 16-bit 2’s-complement displacement is internally transformed into a 32-bit 2’s-complement number, so that it can be added to the 32-bit contents of an address register. The assembly language form of this addressing mode is `d16(An)`. In RTL form, the effective

Figure 2.12 Using both postincrement and predecrement addressing




address of an operand is given by $ea = d16 + [A1]$. Two examples should make this clear.

Assembly Language Form	RTL Form	Action
<code>MOVE.L 12(A4), D3</code>	$[D3] \leftarrow [M(12 + [A4])]$	The contents of the memory location whose address is given by the contents of register A4 plus 12 are moved into register D3.
<code>MOVE.W -\$04(A1), D0</code>	$[D0] \leftarrow [M(-\$04 + [A1])]$	The contents of the memory location whose address is given by the contents of register A1 minus 4 are moved to register D0. The offset, -4, is stored as the value \$FFFC.

For example, in Figure 2.13 the instruction `MOVE.W 8(A0), D0` loads data register D0 with the contents of the memory location whose address is 8 bytes higher than the value of A0. This addressing mode is roughly equivalent to indexed addressing in 8-bit microprocessors. The range of offsets is limited because the displacement is only 16 bits, rather than the 32 bits required to provide a comprehensive indexed addressing mode;

Figure 2.13
Using an offset
to access an
operand with
respect to an
address register



that is, the offset can specify a location +32,767 bytes ahead of or -32,768 bytes back from the contents of an address register.

Register indirect addressing with displacement is a useful tool for writing position-independent code. An address register is loaded with the starting position of the data in memory. All data accesses are then made with the effective operand address `offset(Ai)`, where `Ai` points to the data area and `offset` indicates the location of the operand with respect to the start of the table. The monitor in Chapter 11 makes extensive use of register indirect addressing to achieve position independence.

Note that the 68000 syntax for this addressing mode is `offset(Ai)`, whereas the 68020 syntax is `(offset,Ai)`. The only difference is that the 68020 puts the offset within the parentheses. Some of the more modern 68000 assemblers support the 68020's syntax.

Consider the following use of register indirect addressing to access a look-up table. We can use two techniques to convert a 4-bit hexadecimal digit into its ASCII character form. One is to take an algorithmic approach:

```
HEX := HEX + $30
IF HEX > $39 THEN HEX := HEX + 7
```

The other conversion technique is to resort to a simple *look-up table*. In the following example, the longword contents of data register D2 are to be printed as a string of eight ASCII-encoded characters using a look-up table to perform the translation. The subroutine `PRINT_CHAR` prints the contents of D0.B as an ASCII character.

```
*      D2.L contains the longword to be printed as 8 hexadecimal characters
*      D1.B is used as a counter to count the 8 characters
*      D0.B is used to send a character to the print subroutine
*      D3.L is used as a temporary register
*      TRANS is the address of the translation table
*
MOVE.B #8,D1          Eight hexadecimal characters to print
LOOP  ROL.L #4,D2       Move next nibble to least significant position
      MOVE.B D2,D3      Copy least significant byte to D3
      ANDI.L #$0000000F,D3 Clear all D3 apart from least significant nibble
```

(program continued)


```

MOVEA.L D3,A0      A0 now contains least significant nibble
MOVE.B TRANS(A0),D0 Read the ASCII character from the table
BSR PRINT_CHAR      Display it
SUB.B #1,D1          Subtract 1 from loop counter
BNE LOOP            Repeat until all eight chars printed
.
.
.
TRANS DC.B '0123456789ABCDEF' Translation table as ASCII string

```

In this example, the `ROL.L #4,D2` instruction nondestructively shifts the next nibble into the least significant position. This is copied to D3, masked with `$0000000F` to strip it to the four least significant bits and then copied to address register A0. It can then be used as an offset into the character translation table starting at location `TRANS`. The appropriate ASCII character is read from the table and sent to the printer. In Figure 2.14, A0 contains the value `$0C`, which is used to index into the table to access location `TRANS+$0C`. This location contains the hexadecimal value `$43`, which is the ASCII/ISO representation of the character “C”. Since the 68000’s address register indirect addressing mode permits only a 16-bit offset, it follows that the table `TRANS` must lie in the region of memory from `$0000` to `$7FFF` (or from `$FF8000` to `$FFFFFF`).

Figure 2.14
Using address
register indirect
with offset to
access a table




Register Indirect with Index Addressing Register indirect with index addressing takes the register indirect addressing mode one step further. The effective address of an operand is formed by adding the contents of the specified address register to the contents of a general register, together with an 8-bit signed displacement. The general register may be an address register or a data register and is termed an *index register*. The assembly language form of this addressing mode is `d8 (An, Xn.W)` or `d8 (An, Xn.L)`. In RTL form,

the effective address of an operand is given by $ea = d8 + [A1] + [xj]$. The following example shows how an indexed address is computed.

Assembly Language Form	RTL Form	Action
<code>MOVE.L 9(A1,D0.W),D3</code>	$[D3] \leftarrow [M(9 + [A1] + [D0(0:15)])]$	The contents of the memory location whose effective address is given by the contents of A1 plus the sign extended contents of the low-order word of D0 plus a constant, 9, are moved into register D3.

For example, in Figure 2.15, the instruction `MOVE.B $3(A1,D0.L),D3` loads the contents of data register D3 with the contents of the memory location whose effective address is $\$3(A1,D0.L)$. This address is given by the contents of A1 plus the 32-bit contents of D0 plus the constant 3_{16} .

Figure 2.15 Indexed addressing



Indexed addressing is the most general and most complex form of addressing so far encountered. Some notes are needed to bring out its special features.

1. The 8-bit displacement is a signed, 2's-complement value, offering a range of -128 to $+127$. An 8-bit displacement is permitted simply because there are

only 8 bits in the instruction code left for this purpose after the operation has been specified by the other bits.

2. The contents of the 32-bit index register may be treated as a 32-bit longword or a 16-bit word. For example, `MOVE.L $12(A1,D0.L),D3` forms the effective address of the source operand by adding the entire contents of D0 to A1 plus \$12. The instruction `MOVE.L $12(A1,D0.W),D3` forms the effective address of the operand by adding the lower-order contents of D0 (i.e., bits 0 to 15, sign-extended to 32 bits) to the contents of A1 plus \$12.

This addressing mode is used to handle two-dimensional tables. Suppose we need to access the *seventh* item in a table of byte-sized records. If the head of the table is pointed at by A0 and the location of the record (from the start of the table) is in D6, the operation `MOVE.L 6(A0,D6.L),D0` will access the required item. The offset is 6 rather than 7 because the offset of the first element is 0.

Program Counter Relative Addressing

Program counter relative addressing is very similar to register indirect addressing, except that the address of an operand is specified with respect to the contents of the *program counter* rather than with respect to the contents of an address register. Two forms of program counter relative addressing are implemented on the 68000, program counter with displacement and program counter with index. The effective addresses generated by these modes are as follows.

Program counter with displacement:	$ea = [PC] + d16$
Program counter with index:	$ea = [PC] + [Xn] + d8$

The assembly language form of these instructions is `LABEL(PC)` and `LABEL(PC,Xi)`, respectively. Consider the following application of this addressing mode (see Figure 2.16).

```

MOVE.B  TABLE(PC),D2
.
.
.
TABLE DC.B    Value1
      DC.B    Value2


```

The assembler uses the offset `TABLE` in the instruction `MOVE.B TABLE(PC),D2` to calculate the *difference* between the contents of the program counter and the address of the memory location `TABLE`. The result gives the 16-bit signed offset, `d16`, required by the instruction `MOVE.B TABLE(PC),D2`. When the instruction is executed, the offset is added to the contents of the PC to give the address of `TABLE`, and `value1` is loaded into the lower-order byte of D2.

This powerful addressing mode allows the programmer to specify the address of an operand with respect to the program counter; that is, if the program is relocated in memory, the address of the operand does not have to be recalculated. Program counter relative addressing enables you to write position-independent code because the operand, `value1`, is always `d16` locations after the instruction that accesses it. The resulting position-independent code can be placed in read-only memory and located anywhere in a processor's address space.

However, the 68000 permits only *source* operands to be specified by program counter relative addressing. Consequently, `MOVE LIST(PC),D2` is a legal operation, whereas `MOVE D2,LIST(PC)` is illegal. It has been argued that program counter relative

Figure 2.16
Program
counter relative
addressing



addressing should not be allowed to *modify* a source operand because this would make self-modifying code easy to write. Therefore, program counter relative addressing can be used only to read constants. We will soon discover how the `LEA` instruction can be used to generate destination operands with program counter relative addresses.

Permitted Addressing Modes

The 68000 has a very regular architecture in the sense that it has no special-purpose data or address registers that are used only in conjunction with certain instructions. However, it does not have regular addressing modes. Some instructions can be used with almost all the possible addressing modes, whereas other instructions are limited to one addressing mode. This irregularity arises from the limited number of op-code/addressing mode combinations possible with a 16-bit instruction. The chip's designers have attempted to provide the most frequently used instructions with the greatest number of addressing modes. Alas, there is no simple way to learn which instruction can be used with what addressing modes. The appendix provides a list of legal addressing modes for each instruction. Figure 2.17 summarizes the 68000's addressing modes.

The Stack

A stack is a *first-in-last-out* linear data structure (it's also a queue with only one end). All elements are added to the stack or removed from it at the same point (i.e., the top of the stack). The 68000 can use address registers A0 to A7 to maintain up to eight stacks simultaneously. We will soon see that the 68000's autodecrementing and autoincrementing addressing modes are used to implement the operations of adding and removing elements from the stack, respectively. The stack pointed at by A7 is special—when a jump to a subroutine is executed, the return address is saved on the stack pointed at by A7.

The 68000's stack is arranged so that the stack pointer contains the address of the element at the top of the stack (Figure 2.18). Some processors point to the next free element above the stack. The 68000 stack grows from high to low memory when data is pushed onto it. That is, the stack pointer is *decremented* before each push. Similarly, the stack pointer is incremented after data has been pulled off the stack. A7 is automatically adjusted by 2 or 4 for word or longword operations, respectively. A word is pushed on the stack by, for example, `MOVE.W Dn, -(A7)` and pulled off the stack by `MOVE.W (A7)+, Dn`. The 68000 even permits a word to be pulled from one stack and



Figure 2.17 Summary of the 68000's addressing modes

Figure 2.18
The 68000's
stack



pushed onto another in one operation by `MOVE.W (A3)+, -(A4)`. In Chapter 3 we show how the stack is used to pass data between functions in C.

Earlier we said that there are two A7s: the supervisor stack pointer, SSP, and the user stack pointer, USP. The actual system stack pointer active at any given instant is determined by the operating mode of the 68000 (i.e., user or supervisor). When an application is running, the user stack is active. Any interrupt or exception (see Chapter 6) forces the 68000 into the supervisor mode. Consequently, the return address from exceptions is always stored on the supervisor stack.


Using Address Register Indirect Addressing to Access Array Elements

We are now going to look at an application of address register indirect addressing. Some readers may wish to postpone reading this section until after they have read Section 2.4. Address register indirect addressing provides a particularly useful tool for the accessing of elements in multidimensional arrays or matrices. The m -row by n -column matrix A can be written in the form:

$$\begin{array}{ccccccc}
 a_{1,1} & a_{1,2} & a_{1,3} & a_{1,4} & \dots & a_{1,n} \\
 a_{2,1} & a_{2,2} & a_{2,3} & a_{2,4} & \dots & a_{2,n} \\
 \cdot & & & & \dots & \cdot \\
 \cdot & & & & \dots & \cdot \\
 \cdot & & & & \dots & \cdot \\
 a_{m,1} & a_{m,2} & a_{m,3} & a_{m,4} & \dots & a_{m,n}
 \end{array}$$

Because memory is essentially a one-dimensional array, the two-dimensional matrix must be mapped onto the memory array. We do this by storing a matrix as a series of rows (or columns), one after the other. If the matrix is stored as sequential rows, we speak of *row order*. Figure 2.19 provides the memory map of an array stored in row order. Consider the location of element $a_{i,j}$ in matrix A . Assume that the first element (i.e., $a_{1,1}$) is located in memory at address A . Row i starts at location $A + (i - 1)n$. The address of element $a_{i,j}$ is given by $A + (i - 1)n + j - 1$. The subscripts i and j appear as $(i - 1)$ and $(j - 1)$, respectively, because the array starts at element $a_{1,1}$ rather than $a_{0,0}$.

Figure 2.19
Storing a matrix
in memory



Suppose we wish to calculate the matrix sum $C = A + B$, where A , B , and C are m -row by n -column matrices and each element is a byte value. The element $c_{i,j}$ is defined as

$$c_{i,j} = a_{i,j} + b_{i,j}$$

We have taken the row and column numbers from 1 to m and 1 to n , respectively, for the sake of simplicity, although it is probably better to use 0 to $m-1$ and 0 to $n-1$.

If we use an address register to point to the start of an array, the element offset can be loaded into a data register, and indexed addressing can be employed to access the desired element. Consider the following fragment of code designed to calculate the sum $C = A + B$, where A , B , and C are $m \times n$ -byte matrices.

m	EQU	<m>	Number of rows (1 to m)
n	EQU	<n>	Number of columns (1 to n)
A	EQU	<address>	Start address of array A
B	EQU	<address>	Start address of array B
C	EQU	<address>	Start address of array C
	MOVEA.L	#A,A0	A0 points to base of matrix A
	MOVEA.L	#B,A1	A1 points to base of matrix B
	MOVEA.L	#C,A2	A2 points to base of matrix C
	CLR.W	D2	Clear the element offset
	MOVE.W	#m,D0	D0 is the row counter
L2	MOVE.W	#n,D1	D1 is the column counter

```

L1  MOVE.B    (A0,D2.W),D6    Get element from A
    ADD.B     (A1,D2.W),D6    Add element from B
    MOVE.B    D6,(A2,D2.W)    Store sum in C
    ADDQ.W    #1,D2           Increment element pointer
    SUB.W     #1,D1           Repeat until n columns added
    BNE       L1
    SUB.W     #1,D0           Repeat until m rows added
    BNE       L2

```

In the preceding example, it is easy to step through the three arrays element by element simply by incrementing an offset to a pointer (i.e., D2.W). Consider a more general example. Suppose we have to calculate the effective address of element $A_{i,j}$ of m -row by n -column matrix A , where A0 points to the first element of the array, D0 contains i , and D1 contains j . We can use the following code:

```

MOVEA.L    #A,A0    A0 points to base of array A
SUBQ.L     #1,D0     Rows are numbered from 1
MULU       #n,D0     D0 now contains the row offset
SUBQ.L     #1,D1     Columns are numbered from 1
ADD.L      D1,D0     D0 now contains column + row offset
ADDA.L     D0,A0     A0 now points to the i,j th element

```

Note that we have to subtract 1 from the row and column pointers, since the array subscripts are numbered from 1 rather than from zero. If the elements were larger than byte values (e.g., word, longword, or quadword), it would be necessary to scale the values in D0 and D1 accordingly (by 2, 4, or 8, respectively). We have chosen .L operations on data registers D0 and D1, since we later add D0.L to A0.

2.4

AN INTRODUCTION TO THE 68000 FAMILY INSTRUCTION SET

Anyone writing about the 68000 family is faced with a dilemma. Should the writer integrate the 68000 and later members of the family or should he or she cover the 68000 first and then provide details of the 68020, etc., at the end of the chapter? In general, we have chosen the latter approach, to avoid burdening the student who, initially, needs to know only about the 68000.

It would be impossible to do justice to the power of the 68000 without turning this book into an assembly language manual. Therefore, we have attempted to give an overview of the 68000's instruction set and have omitted much of the fine detail. In particular, greater emphasis is placed on the more interesting or unusual aspects of the 68000, as we assume that most readers are already familiar with the fundamentals of microprocessor architectures. Definitions of the 68000's instructions are given in the appendix. As stated earlier, most instructions operate on byte, word or longword operands and the operand size is specified by a .B, .W, or .L, respectively, after the mnemonic. However, if no size is specified, a .W (word) is taken as the default value.

Instructions can be divided into a relatively small number of groups. One possible grouping is

- ♦ Data movement
- ♦ Arithmetic operations

- ♦ Logical operations
- ♦ Shift operations
- ♦ Bit manipulation
- ♦ Program control

Other groupings are equally acceptable. Some writers combine logical and shift operations into a single logical group, others split logical operations into a Boolean logical group and a separate group including all shift operations (as we have done), and others include bit manipulation operations within the logical group.

Instructions and the Condition Code Register

After the execution of an instruction, the contents of the condition code byte of the status register are updated. Table 2.2 shows how the condition code is affected by the 68000's instructions.

Data Movement Operations

The 68000's instruction set provides thirteen data movement operations. All a data movement instruction does is to copy information from one place to another. Such an operation is hardly exciting, but it has been reported that 70 percent of the average program consists of data movement operations. The 68000 implements the following data movement instructions: **MOVE**, **MOVEA**, **MOVE to CCR**, **MOVE to SR**, **MOVE from SR**, **MOVE USP**, **MOVEM**, **MOVEQ**, **MOVEP**, **LEA**, **PEA**, **EXG**, and **SWAP**. Some of these instructions have already been encountered in the section on addressing modes but are included here for completeness. Instructions that affect the status byte of the SR may not be executed when the 68000 is operating in the user mode.

MOVE, MOVEA The **MOVE** instruction copies an 8-, 16-, or 32-bit value from one memory location or register to another memory location or register. All the addressing modes discussed so far can be used to specify the source of the data or its destination, with three exceptions—immediate addressing, address register direct addressing, and program counter relative addressing; these cannot be used to specify a *destination*. The V and C bits of the CCR are cleared by a **MOVE**, the N and Z bits are updated according to the value of the destination operand, and the X bit is unaffected. The **MOVEA** instruction, like most other instructions operating on the contents of an address register, does not affect the CCR.

MOVE to CCR A **MOVE <ea>, CCR** instruction copies the lower-order byte of the operand at the specified effective address into the condition code register, CCR. The higher-order byte of the operand is ignored. You use this instruction to preset the CCR; for example, **MOVE #\$0000, CCR** clears all the flags. Note that **MOVE <ea>, CCR** is a *word* instruction even though the CCR is a byte.

MOVE to SR, MOVE from SR The **MOVE to SR** instruction copies a word to the status register and modifies both the status byte and the CCR. Executing **MOVE #\$2700, SR** sets the 68000 in the supervisor mode, clears the trace bit, sets the interrupt mask to level 7, and clears the entire CCR. This is a privileged instruction and can be executed only when the 68000 is operating in its supervisor mode. We cover this topic in Chapter 6.

The **MOVE from SR** instruction, **MOVE SR, <ea>**, allows you to examine the contents of the processor status word. The 68000 does not treat this as a privileged instruction, so you can read the SR while in the user mode. Later processors, such as the 68010, 68020, and 68030 have made the **MOVE from SR** instruction privileged.

Table 2.2 Relationship between 68000 instructions and the CCR

Mnemonic	Description	Operation	Condition Codes						
			X	N	Z	V	C		
ABCD	Add decimal with extend	$(\text{Destination})_{10} + (\text{source})_{10} + X \rightarrow \text{destination}$	●	U	●	●	U	●	
ADD	Add binary	$(\text{Destination}) + (\text{source}) \rightarrow \text{destination}$	●	●	●	●	●	●	
ADDA	Add address	$(\text{Destination}) + (\text{source}) \rightarrow \text{destination}$	—	—	—	—	—	—	
ADDI	Add immediate	$(\text{Destination}) + \text{immediate data} \rightarrow \text{destination}$	●	●	●	●	●	●	
ADDQ	Add quick	$(\text{Destination}) + \text{immediate data} \rightarrow \text{destination}$	●	●	●	●	●	●	
ADDX	Add extended	$(\text{Destination}) + (\text{source}) + X \rightarrow \text{destination}$	●	●	●	●	●	●	
AND	AND logical	$(\text{Destination}) \wedge (\text{source}) \rightarrow \text{destination}$	—	●	●	●	0	0	
ANDI	AND immediate	$(\text{Destination}) \wedge \text{immediate data} \rightarrow \text{destination}$	—	●	●	●	0	0	
ASL, ASR	Arithmetic shift	(Destination) shifted by $< \text{count} > \rightarrow \text{destination}$	●	●	●	●	●	●	
B _{CC}	Branch conditionally	If c_c then $PC + d \rightarrow PC$	—	—	—	—	—	—	
BCHG	Test a bit and change	$\sim (< \text{bit number} >) \text{ OF destination} \rightarrow Z$ $\sim (< \text{bit number} > \text{ OF destination} \rightarrow$ $< \text{bit number} > \text{ OF destination}$	—	—	●	—	—	—	
BCLR	Test a bit and clear	$\sim (< \text{bit number} >) \text{ OF destination} \rightarrow Z$ $0 \rightarrow (< \text{bit number} >) \text{ OF destination}$	—	—	●	—	—	—	
BRA	Branch always	$PC + \text{displacement} \rightarrow PC$	—	—	—	—	—	—	
BSET	Test a bit to set	$\sim (< \text{bit number} >) \text{ OF destination} \rightarrow Z$	—	—	●	—	—	—	
BSR	Branch to subroutine	$1 \rightarrow < \text{bit number} > \text{ OF destination}$	—	—	—	—	—	—	
BTST	Test a bit	$PC \rightarrow -(\text{SP}), PC + d \rightarrow PC$	—	—	●	—	—	—	
CHK	Check register against bounds	$\sim (< \text{bit number} >) \text{ OF destination} \rightarrow Z$	—	—	—	—	—	—	
CLR	Clear an operand	If $D_n < 0$ or $D_n > (< \text{ea} >)$ then TRAP $0 \rightarrow \text{Destination}$	—	●	U	U	U	U	
CMP	Compare	$(\text{Destination}) - (\text{source})$	—	0	1	0	0	0	
CMPA	Compare address	$(\text{Destination}) - (\text{source})$	—	●	●	●	●	●	
CMPI	Compare immediate	$(\text{Destination}) - \text{immediate data}$	—	●	●	●	●	●	
CMPM	Compare memory	$(\text{Destination}) - (\text{source})$	—	●	●	●	●	●	
DB _{CC}	Test condition, decrement, and branch	If $\sim c_c$ then $D_n - 1 \rightarrow D_n$; if $D_n \neq -1$ then $PC + d \rightarrow PC$	—	—	—	—	—	—	
DIVS	Signed divide	$(\text{Destination})/(\text{source}) \rightarrow \text{destination}$	—	●	●	●	●	0	
DIVU	Unsigned divide	$(\text{Destination})/(\text{source}) \rightarrow \text{destination}$	—	●	●	●	●	0	
EOR	Exclusive OR logical	$(\text{Destination}) \oplus (\text{source}) \rightarrow \text{destination}$	—	●	●	●	0	0	

Table 2.2 Relationship between 68000 instructions and the CCR (*Continued*)

Mnemonic	Description	Operation	Condition Codes						
			X	N	Z	V	C		
EORI	Exclusive OR immediate	(Destination) \oplus immediate data \rightarrow destination	—	•	•	0	0		
EXG	Exchange register	$R_x \longleftrightarrow R_y$	—	—	—	—	—		
EXT	Sign extend	(Destination) sign-extended \rightarrow destination	—	•	•	0	0		
JMP	Jump	Destination \rightarrow PC	—	—	—	—	—		
JSR	Jump to subroutine	PC \rightarrow -(SP); destination \rightarrow PC	—	—	—	—	—		
LEA	Load effective address	Destination \rightarrow An	—	—	—	—	—		
LINK	Link and allocate	An \rightarrow -(SP); SP \rightarrow An; SP + destination \rightarrow SP	—	—	—	—	—		
LSL, LSR	Logical shift	(Destination) shifted by < count > \rightarrow destination	•	•	•	0	•		
MOVE	Move data from source to destination	(Source) \rightarrow destination	—	•	•	0	0		
MOVE to CCR	Move to condition code	(Source) \rightarrow CCR	•	•	•	•	•		
MOVE to SR	Move to the status register	(Source) \rightarrow SR	•	•	•	•	•		
MOVE from SR	Move from the status register	SR \rightarrow destination	—	—	—	—	—		
MOVE USP	Move user stack pointer	USP \rightarrow An or An \rightarrow USP	—	—	—	—	—		
MOVEA	Move address	(Source) \rightarrow destination	—	—	—	—	—		
MOVEM	Move multiple registers	Registers \rightarrow destination	—	—	—	—	—		
		(Source) \rightarrow registers	—	—	—	—	—		
		(Source) \rightarrow destination	—	—	—	—	—		
		(Source) \rightarrow destination	—	—	—	—	—		
MOVEP	Move peripheral data	Immediate data \rightarrow destination	—	—	—	—	—		
MOVEQ	Move quick	(Destination) \times (source) \rightarrow destination	—	•	•	0	0		
MULS	Signed multiply	(Destination) \times (source) \rightarrow destination	—	•	•	0	0		
MULU	Unsigned multiply	(Destination) \times (source) \rightarrow destination	—	•	•	0	0		
NBCD	Negate decimal with extend	0 - (Destination) ₁₀ - X \rightarrow destination	•	U	•	U	•		
NEG	Negate	0 - (Destination) \rightarrow destination	•	•	•	•	•		
NEGX	Negate with extend	0 - (Destination) - X \rightarrow destination	•	•	•	•	•		
NOP	No operation	—	—	—	—	—	—		
NOT	Logical complement	\sim (Destination) \rightarrow destination	—	•	•	0	0		
OR	Inclusive OR logical	(Destination) \vee (source) \rightarrow destination	—	•	•	0	0		
ORI	Inclusive OR immediate	(Destination) \vee immediate data \rightarrow destination	—	•	•	0	0		

Table 2.2 Relationship between 68000 instructions and the CCR (*Continued*)

Mnemonic	Description	Operation	Condition Codes						
			X	N	Z	V	C		
PEA	Push effective address	Destination \rightarrow $-(SP)$	—	—	—	—	—	—	—
RESET	Reset external devices	—	—	—	—	—	—	—	—
ROL, ROR	Rotate (without extend)	(Destination) rotated by $< \text{count} > \rightarrow$ destination	—	•	•	•	0	•	•
ROXL, ROXR	Rotate (with extend)	(Destination) rotated by $< \text{count} > \rightarrow$ destination	•	•	•	•	0	•	•
RTE	Return from exception	(SP) + \rightarrow SR; (SP) + \rightarrow PC	•	•	•	•	•	•	•
RTR	Return and restore condition codes	(SP) + \rightarrow CC; (SP) + \rightarrow PC	•	•	•	•	•	•	•
RTS	Return from subroutine	(SP) + \rightarrow PC	—	—	—	—	—	—	—
SBCD	Subtract decimal with extend	(Destination) ₁₀ - (source) ₁₀ - X \rightarrow destination	•	U	•	•	U	•	•
S _{cc}	Set according to condition	If CC then 1's \rightarrow destination else 0's \rightarrow destination	—	—	—	—	—	—	—
STOP	Load status register and stop	Immediate data \rightarrow SR; STOP	•	•	•	•	•	•	•
SUB	Subtract binary	(Destination) - (source) \rightarrow destination	•	•	•	•	•	•	•
SUBA	Subtract address	(Destination) - (source) \rightarrow destination	—	—	—	—	—	—	—
SUBI	Subtract immediate	(Destination) - immediate data \rightarrow destination	•	•	•	•	•	•	•
SUBQ	Subtract quick	(Destination) - immediate data \rightarrow destination	•	•	•	•	•	•	•
SUBX	Subtract (with extend)	(Destination) - source - X \rightarrow destination	•	•	•	•	•	•	•
SWAP	Swap register halves	Register (31:16) \leftrightarrow register (15:0)	—	•	•	•	0	0	0
TAS	Test and set an operand	(Destination) tested \rightarrow CC; 1 \rightarrow [7] OF destination	—	•	•	•	0	0	0
TRAP	Trap	PC \rightarrow $-(SSP)$; SR \rightarrow $-(SSP)$; (vector) \rightarrow PC	—	—	—	—	—	—	—
TRAPV	Trap on overflow	If V then TRAP	—	—	—	—	—	—	—
TST	Test an operand	(Destination) tested \rightarrow CC	—	•	•	•	0	0	0
UNLK	Unlink	An \rightarrow SP; (SP) + \rightarrow An	—	—	—	—	—	—	—

⊕ Logical exclusive OR • Affected
 ∧ Logical AND — Unaffected
 ∨ Logical OR 0 Cleared
 ~ Logical complement 1 Set
 U undefined

Note: The terminology in this table is essentially that of Motorola and sometimes differs from the conventions adopted elsewhere in the text.

MOVE USP One of the 68000's two A7 registers is associated with the user mode and one with the supervisor mode. These A7s are called USP (user stack pointer) and SSP (supervisor stack pointer), respectively, whenever it is necessary to distinguish between them. When the 68000 is operating in the supervisor mode, the instructions **MOVE.L USP, An** and **MOVE.L An, USP** transfer the USP to address register *An* and vice versa. These two instructions enable the operating system to manipulate the user stack. When the 68000 is in the user mode, the SSP is entirely hidden from the user and cannot be accessed.

MOVEM The move multiple registers instruction offers the programmer a very simple way of transferring a group of the 68000's registers to or from memory with a single instruction. Its assembly language form is **MOVEM <register list>, <ea>** or **MOVEM <ea>, <register list>**. **MOVEM** operates only on words or longwords and transfers the contents of the group of registers specified by *register list* to consecutive memory locations or restores them from consecutive memory locations. Programmers use this instruction to save working registers on entering a subroutine and to retrieve them at the end of the subroutine. The contents of the CCR are not affected by a **MOVEM**.



The register list is defined as **Ai-Aj/Dp-Dq**. For example, **A0-A4/D3-D7** specifies address registers A0 to A4 and data registers D3 to D7, inclusive. The instruction **MOVEM.L D0-D7/A0-A6, -(SP)** pushes all the data registers and address registers A0 to A6 onto the stack pointed at by A7 (see Figure 2.20). Similarly, **MOVEM.L (SP)+, D0-D7/A0-A6** has the reverse effect of pulling the registers off the stack. The autodecrementing addressing mode is used to specify the destination addresses of the registers, and the autoincrementing addressing mode is used to specify the source addresses of the registers.

MOVEQ The **MOVEQ** (move quick) instruction moves a 32-bit literal value in the range -128 to +127 to one of the eight data registers. The data moved is a byte that is sign-extended to 32 bits. Therefore, although this instruction moves an 8-bit value, it yields a 32-bit result. For example, the operation **MOVEQ #-3, D2** loads \$FFFFFFFD into data register D2. You use **MOVEQ** to load a data register with a small constant because it is faster than other **MOVE** instructions.

MOVEP The *move peripheral* instruction is very specialized—it copies words or longwords to or from an 8-bit peripheral. Byte-oriented peripherals are normally connected to the 68000's data bus in such a way that *consecutive* bytes in the peripheral are mapped onto successive odd (or even) addresses in the 68000's memory space. If you were to use **MOVEP** to transfer the longword \$12345678 to the effective address \$001000, you would transfer:

\$12 to location \$001000
 \$34 to location \$001002
 \$56 to location \$001004
 \$78 to location \$001006

Figure 2.21 provides a memory map of an 8-bit peripheral with four internal registers in a 16-bit system. As you can see, consecutive byte-wide registers are mapped onto consecutive word boundaries. It is, therefore, impossible to move more than a byte at a time to an 8-bit peripheral by means of a conventional **MOVE.W** or a **MOVE.L**, because these move a word or a longword to consecutive bytes in memory. The **MOVEP** instruction

Figure 2.20 Using a `MOVEM` instruction to save registers on the stack**Figure 2.21** Mapping an 8-bit peripheral onto 16-bit memory

is designed to move a word or a longword between a data register in the 68000 and a byte-wide, memory mapped peripheral. The contents of the chosen register are moved to consecutive even (or odd) byte addresses; for example, `MOVEP.L D2,0(A0)` copies the four bytes in D2 to the addresses given by `[A0 + 0]`, `[A0 + 2]`, `[A0 + 4]`, and `[A0 + 6]`. Only register indirect with displacement addressing is permitted with this instruction. The CCR is not affected by a `MOVEP`. The assembler form of `MOVEP` is:


```
MOVEP Dx,d16(Ay)

or

MOVEP d16(Ay),Dx
```

Data bytes are transferred between a data register and alternate bytes of memory, starting at the location specified by the effective address and incrementing by 2. The high-order byte of the data register is transferred first and the low-order byte last. If the address is even, all transfers are on the high-order half of the data bus; if the address is odd, all the transfers are made on the low-order half of the data bus. Figure 2.22 demonstrates the action of `MOVEP.L D0,0(A0)`.

Figure 2.22 Action of a `MOVEP` instruction



LEA The *load effective address* instruction, `LEA`, calculates an effective address and loads it into an address register. This instruction can be used only with 32-bit operands. The `LEA` instruction is one of the most powerful instructions provided by the 68000. Two examples of its use are as follows.

Assembly Language Form	RTL Form	Action
<code>LEA \$0010FFFF,A5</code>	<code>[A5] ← \$0010FFFF</code>	Load the address \$0010 FFFF into register A5.
<code>LEA \$12(A0,D4.L),A5</code>	<code>[A5] ← \$12 + [A0] + [D4]</code>	Load the contents of A0 and the contents of D4 plus \$12 into A5.


In the second example, `LEA $12(A0,D4.L),A5`, the address evaluated from the expression `$12+[A0]+[D4]` is deposited in A5. If the instruction `MOVEA.L $12(A0,D4),A5` had been used, the *contents* of that address would have been deposited in A5. The load effective address instruction has been provided to avoid the repeated and time consuming calculation of effective addresses by the CPU. It is clearly more efficient

to put the effective address into an address register by means of an **LEA <ea>**, An instruction, than to recalculate the address every time it is used. For example, if the operation **ADD.W \$1C(A3,D2),D0** is to be repeated many times, it is better to execute an **LEA \$1C(A3,D2),A5** once and then to repeat **ADD.W (A5),D0**.

Consider the following application of the **LEA** instruction. A *command line interpreter* takes a command and searches a table to see if the command is a member. If it is, the command is executed. Figure 2.23 describes the structure of a command table. Each entry has four fields:

- ♦ A byte that indicates the length of the command name in the table
- ♦ A byte that indicates the minimum number of characters to be matched; for example, if the command is **MEMORY** and the minimum length is 3, **MEM**, **MEMO**, **MEMOR**, or **MEMORY** may be typed to invoke the **MEMORY** command
- ♦ The command string itself, whose length is given by the first entry
- ♦ The 4-byte transfer address (i.e., the location of the code that executes the command)

Figure 2.23 Structure of the command table



The length of each entry in the table is 6 bytes plus the value specified by the first element of the entry. When we search the table for a command, we have to calculate the address of the next entry in the table. Because each entry has a variable size, we have to calculate the next address at runtime. Assume that, initially, address register **A2** points at the start of this table. We can store the length of the current entry (less 6) in **D1** by

executing `MOVE.B (A2),D1`. Executing `LEA 6(A2,D1.W),A3` adds the contents of A2 to the contents of the lower-order word of D1 plus 6 and deposits the result in A3. That is, $[A3] \leftarrow [A2] + [D1(0:15)] + 6$. The contents of A3 is, of course, the address of the *next* entry in the table. Note that D1(8:15) must be cleared by `CLR.W D1`, before carrying out the `LEA`.

The real importance of the `LEA` instruction lies in the support it offers for position-independent programming. Remember that program counter relative addressing permits the specification of source operands but not destination operands. If we use `LEA` with program counter relative addressing to generate the address of a destination operand, this relative address is loaded into an address register and can be used with register indirect addressing to achieve position-independent code. The following example demonstrates how this is done:

Case 1		Case 2	
	<code>MOVE.B TABLE(PC),D0</code>		<code>LEA TABLE(PC),A0</code>
	.		<code>MOVE.B D0,(A0)</code>
	.		.
	.		.
TABLE	...	TABLE	...

Both of these examples generate position-independent code. In case 1, program counter relative addressing is permitted because it is not used to modify a *destination* operand. In case 2, program counter relative addressing is achieved by loading the relative address into A0 and then using address register indirect addressing to access the destination operand.

The `LEA <ea>,An` instruction calculates the effective address <ea> and deposits it in address register An without affecting the contents of the condition code register. For example, the instruction `LEA d8(Ai,Xj.L),An` carries out the operation

$$[An] \leftarrow [Ai] + [Xj] + d8.$$

In other words, the load effective address instruction permits the addition of the contents of two registers plus an 8-bit signed constant. Moreover, the result is put in a different register (without overwriting the contents of either source register). As you would expect, the contents of the CCR are not modified by an `LEA` operation.

The use of such techniques to squeeze performance out of a machine is somewhat dubious. On the one hand, this operation does a lot of computation in a single instruction. On the other hand, someone encountering an `LEA` instruction in a program would expect it to be generating an address (for use as a pointer) and not simply to be used as a vehicle for calculation. Unless it is a life or death matter, readability of code always takes precedence over speed.

PEA The push effective address instruction, `PEA`, calculates an effective address and pushes it onto the stack pointed at by address register A7 (i.e., the stack pointer). The only difference between `PEA` and `LEA` is that `LEA` deposits an effective address in an address register, whereas `PEA` pushes it onto the stack. Thus, `PEA <EA>` is equivalent to `LEA <EA>,Ai` followed by `MOVE.L Ai,-(A7)`.

PEA is used to push the address of an operand onto the stack prior to calling a subroutine. The subroutine can read this address from the stack, load it into an address register, and access the actual data by means of address register indirect addressing. Consider the following example—we will look at subroutines in more detail in Chapter 3.

```

P1 DS.W    1          Parameter P1 (one word)
.
PEA      P1          Push the address of P1 on the stack
BSR      ABC         Call subroutine 'ABC'
LEA      4(A7),A7     Increment stack pointer to remove address of P1
.
.
.
ABC LEA    4(A7),A0    Load the address of P1 on the stack into A0
MOVEA.L  (A0),A0      Read the address of P1 on the stack
MOVE.W   (A0),D0      Read the value of P1
.
.
.
```

The offset 4 in the instruction `LEA 4(A7),A0` is necessary because the address of P1 is *buried* on the stack under the return address. This is rather a crude example—try improving the above code.

EXG The **EXG** instruction exchanges the entire 32-bit contents of two registers. In RTL terms, the effect of this instruction is:

$$[X_i] \leftarrow [X_j]; [X_j] \leftarrow [X_i]$$

where X_i and X_j represent any data or address registers. Writing two operations in RTL on the same line separated by a semicolon indicates that they take place *simultaneously*. Although **EXG** allows the contents of two data registers to be exchanged, its main application is in transferring a value calculated in a data register to an address register. The CCR is not affected by an **EXG**.

SWAP The **SWAP** instruction has the assembler form `SWAP Dn` and exchanges the upper- and lower-order words of a data register. In RTL terms, **SWAP** is expressed as

$$[D_i(16:31)] \leftarrow [D_i(0:15)]; [D_i(0:15)] \leftarrow [D_i(16:31)]$$

This instruction has been provided because all operations on 16-bit words act only on bits 0 to 15 of a register. By using a **SWAP**, the high-order word $D_i(16:31)$ can be moved to the low-order word and then operated on by a word-mode instruction. The **SWAP** instruction affects the CCR exactly like the **MOVE**—flag bits V and C are cleared, N and Z are updated, and X is unaffected. Note that a *byte* swap is executed by means of a *rotate* instruction (see discussion later). `ROL.W #8, Dn` exchanges the upper and lower bytes of the lower-order word of D0.

Integer Arithmetic Operations

The 68000 has a conventional set of arithmetic operations, all of which are integer operations—floating-point operations are not directly supported by the 68000. Except for division, multiplication, and operations whose destination is an address register, all arithmetic operations act on 8-, 16-, or 32-bit values. The arithmetic group of instructions includes: **ADD**, **ADDA**, **ADDQ**, **ADDI**, **ADDX**, **SUB**, **SUBA**, **SUBQ**, **SUBI**, **SUBX**, **NEG**, **NEGX**, **CLR**,

CMP, **DIVS**, **DIVU**, **MULS**, and **MULU**. The 68000 also has three arithmetic operations designed to facilitate calculations in BCD: **ABCD** (add decimal with extend), **SBCD** (subtract decimal with extend), and **NBCD** (negate decimal with extend).

ADD The **ADD** instruction adds the contents of a source location to the contents of a destination location and deposits the result in the destination location. Either the source or destination must be a data register. Memory-to-memory additions are not permitted with this instruction. The **ADD** instruction cannot be used to modify the contents of an address register.

ADDA The **ADDA** instruction is almost identical to the **ADD** instruction and is necessary whenever the destination of the result is an address register; for example, **ADDA.L D3, A4** adds the entire contents of D3 to A4 and deposits the results in A4. **ADDA** must, of course, be used only with word and longword operands. **ADDA** has no effect on the contents of the condition code register.

ADDQ The **ADDQ** (*add quick*) instruction adds a small literal (i.e., constant) value in the range 1 to 8 to the contents of a memory location or a register. Note that **ADDQ** can also be applied to the contents of an address register. The term *quick* is employed because the binary code for **ADDQ** includes the 3-bit constant to be added to the destination operand. Therefore, an **ADDQ #4, D1** is executed faster than the corresponding **ADD #4, D1** instruction.

ADDI The **ADDI** (*add immediate*) instruction adds a literal value of a byte, word, or longword to the contents of a destination operand and then stores the result in the destination. The destination may be a memory location or a data register. Although **ADD # \$1234, D4** and **ADDI # \$1234, D4** are almost equivalent, the **ADDI** and **ADD #** instructions are coded differently, because **ADDI** permits a literal to be added to the contents of a memory location. For example, **ADDI.W # \$1234, (A0)** adds the constant \$1234 to the memory location pointed to by A0. Some assemblers permit only the **ADD** mnemonic and automatically select the appropriate op-code for **ADD**, **ADDA**, **ADDQ**, or **ADDI**. For example, if you write **ADD #4, D3**, the assembler automatically selects the op-code for **ADDQ**.

ADDX The **ADDX** (*add extended*) instruction adds the contents of a source location to the contents of a destination location plus the contents of the X bit of the condition code register and deposits the result in the destination location. Only two addressing modes are permitted by **ADDX**. Both source and destination must be data registers, or they must both be memory locations accessed by the address register indirect addressing mode with predecrement. The three examples below should make the operation of **ADDX** easier to understand.

Assembly Language Form	RTL Form
ADDX.L D3, D4	$[D4] \leftarrow [D3] + [D4] + [X]$
ADDX.B D3, D4	$[D4(0:7)] \leftarrow [D3(0:7)] + [D4(0:7)] + [X]$
ADDX.L -(A3), -(A4)	$[A3] \leftarrow [A3] - 4; [A4] \leftarrow [A4] - 4$ $[M([A4])] \leftarrow [M([A3])] + [M([A4])] + [X]$

The **ADDX** instruction is used to perform multi-precision addition. For example, if a 64-bit integer is stored in D0 and D1 (with D1 holding the most-significant 32 bits), and another 64-bit integer is held in D2 and D3 (with D3 holding the most-significant 32 bits), the following operations perform the 64-bit addition.

ADD.L D0,D2	$[D2] \leftarrow [D2] + [D0]$	Add low-order longwords.
ADDX.L D1,D3	$[D3] \leftarrow [D3] + [D1] + [X]$	Add high-order longwords together with a carry in.

The first operation, **ADD.L** D0,D2, adds together the two lower-order 32-bit longwords. Any carry-out from the most significant bit position (i.e., into bit 32) is stored in the X bit. When the two higher-order 32-bit longwords are added together by **ADDX.L** D1,D3, the carry-out, recorded by the X bit, is added to their sum.

CLR The *clear* instruction, **CLR**<ea>, loads the contents of the specified data register or memory location with the value zero; that is, it is the same as **MOVE** #0,<ea>. This instruction cannot use an address register as the destination operand—**SUB.L** An,An will clear the contents of address register An.

DIVS, DIVU The two operations **DIVS** and **DIVU** carry out integer division and have the assembly language forms **DIVU** <ea>,Dn and **DIVS** <ea>,Dn. **DIVU** performs *unsigned* division, and **DIVS** operates on *2's-complement* numbers. The 32-bit longword in data register Dn is divided by the 16-bit word at the effective address given in the instruction. The quotient is a 16-bit value and is deposited in the lower-order word of Dn. The remainder is stored in the upper-order word of Dn.

For example, the operation **DIVU** #\$24,D4 (assuming that [D4] = \$0002881E) yields the result [D4] = \$001E1200. The 32-bit contents of D4 are divided by the 16-bit literal \$0024 to give \$001E1200 in D4, which is interpreted as a 16-bit quotient \$1200 in D4(0:15) and a 16-bit remainder \$001E in D4(16:31). Because the programmer will frequently not require the remainder, the programmer must remember to clear bits 16 to 31 of the destination register after a division (if, of course, the destination register is later going to take part in 32-bit arithmetic). This can be done by, for example, **AND.L** #\$0000FFFF,D4.

Consider the following example of the **DIVU** instruction in the conversion of a binary value in the range 0 to 255 into three BCD characters. For example, the binary value 11001100₂ would be converted to 0000 0010 0000 0100 (i.e., 204₁₀). The source is D0.B and the result is in D0.W.

CLR.L D1	Clear D1 as DIVU requires a 32-bit dividend
MOVE.B D0,D1	Copy the source to D1
DIVU #100,D1	Divide D1 by 100 to get 100's digit in D1(0:15)
MOVE.W D1,D0	Save the 100's digit in D0 (in least significant position)
SWAP D1	Move remainder in D1(15:31) to low-order word
AND.L \$FFFF,D1	Clear most significant word of D1 before division
DIVU #10,D1	Divide remainder by 10 to get 10's digit in D1(0:15)
LSL.W #4,D0	Move 100's digit in result one place left
OR.W D1,D0	Insert 10's digit into the result
LSL.W #4,D0	Move both 100's and 10's digits one place left
SWAP D1	Move remainder in D1(15:31) to low-order word
OR.W D1,D0	Insert 1's digit in least significant place

If we use the value of 11001100 for D0, we can trace the execution of the preceding code. Note that the values of D0 and D1 in the comment field are the values *after* the execution of the operation.

CLR.L	D1	D0 = 000000CC	D1 = 00000000
MOVE.B	D0, D1	D0 = 000000CC	D1 = 000000CC
DIVU	#100, D1	D0 = 000000CC	D1 = 00040002
MOVE.W	D1, D0	D0 = 00000002	D1 = 00040002
SWAP	D1	D0 = 00000002	D1 = 00020004
AND.L	#\$FFFF, D1	D0 = 00000002	D1 = 00000004
DIVU	#10, D1	D0 = 00000002	D1 = 00040000
LSL.W	#4, D0	D0 = 00000020	D1 = 00040000
OR.W	D1, D0	D0 = 00000020	D1 = 00040000
LSL.W	#4, D0	D0 = 00000200	D1 = 00040000
SWAP	D1	D0 = 00000200	D1 = 00000004
OR.W	D1, D0	D0 = 00000204	D1 = 00000004

MULS, MULU As with division, two multiplication instructions are available. **MULS** forms the product of two 16-bit signed 2's complement integers, and **MULU** forms the product of two unsigned integers. The assembly language form of these instructions are **MULS <ea>, Dn** and **MULU <ea>, Dn**. Multiplication is a 16-bit operation that multiplies the low-order 16-bit word in *Dn* by the 16-bit word at the effective address in the operand. The 32-bit longword product is deposited in *Dn*.

For example, the operation **MULU.W #\$1234, D4** (assuming that [D4] = \$12345678) yields the result [D4] = \$06260060, because the 68000 multiplies the literal \$1234 by the lower order word of D4 (i.e., \$5678) to give the 32-bit result \$06260060. The operation **MULU.W Dn, Dn** squares the low order 16-bit contents of *Dn* to give a 32-bit result in *Dn*.

SUB, SUBA, SUBQ, SUBI, SUBX These operations are the subtraction equivalents of **ADD**, **ADDA**, **ADDQ**, **ADDI**, and **ADDX**, respectively. Each instruction subtracts the source operand from the destination operand and places the result in the destination operand. For example, **SUB.B #\$30, D0** is interpreted as $[D0(0:7)] \leftarrow [D0(0:7)] - \30 .

NEG The *negate* instruction subtracts the destination operand from zero and deposits the result at the destination address. This is a monadic operation with the assembly language form **NEG <ea>**. The operand address may be a memory location or a data register but not an address register. This instruction simply forms the 2's complement of an operand.

NEGX The *negate with extend* instruction forms the 2's complement of a byte, word, or longword operand minus the X bit. If the result is nonzero, the Z bit is cleared. Otherwise the Z bit is *unchanged*. As do the other instructions that include the X bit, **NEGX** is intended to be used with multiple precision arithmetic. Suppose you want to perform a 64-bit negation on a number whose most significant 32 bits are at location *x_high* and whose least significant 32 bits are at *x_low*.

MOVE.W	#\$04, CCR	Clear the X-bit and set the Z-bit
NEGX.L	<i>x_low</i>	Negate the low-order longword
NEGX.L	<i>x_high</i>	Negate the high-order longword

When the high-order longword is negated, any borrow from the negation of the low-order longword is included by subtracting the X-bit.

EXT The *sign extend* instruction has the assembly language form **EXT.W Dn** or **EXT.L Dn**. The **EXT.W Dn** instruction sign extends the low-order byte in *Dn* to 32 bits by copying *Dn*(7) to bits *Dn*(8 : 31). Similarly, the **EXT.L Dn** instruction sign extends the low-order word in *Dn* to 32 bits by copying *Dn*(15) to bits *Dn*(16 : 31). A typical application might be in division:

DIVS	D0,D1	Divide the 32-bit value in D1 by the word in D0
EXT.W	D1	Sign-extend the 16-bit quotient in D1.W to 32 bits

BCD Arithmetic

Like all conventional computers, the 68000 family uses binary arithmetic and represents signed integers in 2's complement form. Since pure *8421-weighted* binary arithmetic is not always convenient in a decimal world, many processors support a limited form of BCD arithmetic. BCD arithmetic avoids the need to convert from decimal form to binary form before carrying out binary arithmetic and then the need to convert from binary to decimal form after the arithmetic.

The 68000's instruction set includes three instructions that support BCD arithmetic: **ABCD**, **SBCD**, and **NBCD**. These three instructions are add, subtract, and negate, respectively, a packed BCD byte (i.e., two BCD digits at a time). As the 68000's BCD instructions are fairly specialized, they do not support a wide range of addressing modes. **ABCD** and **SBCD** can be used only with the data register direct and address register indirect with predecrementing modes; that is, the only two valid addressing modes are

ABCD Di,Dj

and

ABCD -(Ai), -(Aj)


The **ABCD** (*add BCD with extend*) instruction adds two packed BCD digits together with the X bit from the CCR. Similarly, the **SBCD** performs the subtraction of the source operand together with the X bit from the destination operand (i.e., $[\text{destination}] \leftarrow [\text{destination}] - [\text{source}] - [X]$). The **NBCD <ea>** instruction subtracts the specified operand from zero together with the X bit and forms the 10's complement of the operand if $X = 0$ or the 9's complement if $X = 1$. Figure 2.24 illustrates the action of these three BCD instructions. In each case the effect of the corresponding instruction is illustrated with numeric values.

Each of these BCD instructions employs the X bit of the CCR, because they are intended to be used in chained calculations (i.e., operations on a string of BCD digits). As each pair of digits is added (subtracted), the X bit records the carry (borrow) and can be used in an operation on the next pair of digits. The BCD instructions operate on the Z bit of the CCR in a special way. The result of a BCD operation clears the Z bit if the result is nonzero. If, however, the result is zero, the Z bit *remains unaffected*. The reason for this behavior is easy to understand if you consider the addition of, say, three pairs of BCD digits:

122056
248023
370079

As you can see, the addition of the digits in the hundreds and thousands columns (i.e., 20 + 80) yields a zero result in these columns, even though the whole result (i.e., 370079) is not zero.

Figure 2.24
The effect of
the 68000's
BCD instructions



A simple example will suffice to demonstrate the application of BCD instructions. Assume that two strings of BCD digits are stored in memory. One string starts at location **string1** and the other at location **string2**. When the strings of BCD digits are added together, the destination location is to be **string2** (the original **string2** is overwritten). Both strings are made up of 12 BCD digits, which requires 6 bytes (since the BCD digits are packed two to a byte). The strings must be stored so that their least significant byte is at the highest address, because the autodecrementing mode starts at a high address and moves towards lower addresses. For example, if **string1** is 123456123456 and **string2** is 001122334455, the result will be that **string2** is 124578457911. In the following

code we use the instruction `DBRA D0,LOOP` that decrements D0 by 1 and branches back to `LOOP` if the result is not -1 .

	<code>MOVE.W #5,D0</code>	Six bytes in the string to be added
	<code>MOVE.W #4,CCR</code>	Clear X-bit of CCR and set Z-bit
	<code>LEA String1+6,A0</code>	A0 points at end+1 of source string
	<code>LEA String2+6,A1</code>	A1 points at end+1 of destination string
<code>LOOP</code>	<code>ABCD -(A0),-(A1)</code>	Add a pair of digits (with any carry-in)
	<code>DBRA D0,LOOP</code>	Repeat until 6 bytes (12 digits) added

Each time the loop is executed, a pair of digits is added and any carry is recorded by the X bit. The X bit is added to the running total on the next pass around the loop. Note that when the addresses of the two strings are loaded into address registers, the values loaded are the addresses of the ends of the strings plus 1 (e.g., `LEA String1+6,A0`), since the autodecrementing addressing will subtract 1 before it is first used.

Logical Operations

The 68000 implements four Boolean operations: AND, OR, EOR, and NOT. All logical operations can be applied to longword, word, and byte operands. Additionally, logical operations can, with immediate addressing, be applied to the contents of the status register or the condition code register. Operations on the SR are carried out to alter the mode of operation of the 68000 and are privileged. In general, logical operations are used to modify one or more fields of an operand. If you AND a bit with 0, you *mask* it (i.e., clear it); if you OR it with 1 you *set* it; if you EOR it with 1 you *toggle* it (i.e., make it change state). The following instructions illustrate the effect of these logical operations. In each case an immediate operand is used, and the low-order byte of D0 is `%11110000` before each operation. Note that the immediate operands of the above instructions use the mnemonics `ANDI`, `ORI`, and `EORI`. The immediate forms of these instructions are able to specify a data register as an operand or a memory location. Logical operations affect the CCR in exactly the same way as `MOVE` instructions.

Instruction	RTL definition	Result
<code>ANDI.B #%10100110,D0</code>	$[D0] \leftarrow 10100110 \cdot 11110000$	$[D0] \leftarrow 10100000$
<code>ORI.B #%10100110,D0</code>	$[D0] \leftarrow 10100110 + 11110000$	$[D0] \leftarrow 11110110$
<code>EORI.B #%10100110,D0</code>	$[D0] \leftarrow 10100110 \oplus 11110000$	$[D0] \leftarrow 01010110$

The actual logical operations supported by the 68000 in terms of their assembly language forms are given below. Logical operations can be applied to byte, word, or longword operands.

```

AND  <ea>,Dn
AND  Dn,<ea>
ANDI #<data>,<ea>
ANDI #<data>,CCR
ANDI #data,SR      (privileged)

```

```

EOR  Dn,<ea>
EORI #<data>,<ea>
EORI #<data>,CCR
EORI #<data>,SR      (privileged)

```

```

NOT  <ea>
OR   <ea>, Dn
OR   Dn, <ea>
ORI  #<data>, <ea>
ORI  #<data>, CCR
ORI  #<data>, SR    (privileged)


```

An operation labeled *privileged* can be executed only when the 68000 is operating in its supervisor mode (see Chapter 6). Note that logical instructions are not entirely symmetric. For example, the operation `EOR <ea>, Dn` is not permitted.

Shift Operations

In a shift operation, all bits of the operand are moved one or more places left or right, subject to the variations described below. The 68000 is particularly well endowed with

Figure 2.25 68000's shift and rotate instructions



shift operations (see Figure 2.25). All shifts can be categorized as logical, arithmetic, or circular. In a logical shift, a zero enters at the input of the shifter and the bit shifted out is clocked into the carry flip-flop of the CCR. An arithmetic shift left is identical to a logical shift left, but an arithmetic shift right causes the most significant bit, the sign bit, to be propagated right. This action preserves the correct sign of a 2's complement value. For example, if the bytes 00101010 and 10101010 are shifted one place right (arithmetically), the results are 00010101 and 11010101, respectively. In a circular shift, the bit shifted out is moved to the position of the bit shifted in. No bit is lost during a circular shift.

Figure 2.25 shows that an arithmetic shift left and a logical shift left operation are virtually identical. In each case, all the bits are shifted one place left. The bit shifted out enters the carry bit and extend bit of the CCR, and a zero enters the vacated position (the least significant bit). There is, however, one tiny difference between an **ASL** and an **LSL**. Since an arithmetic left shift multiplies a number by 2, it is possible for the most significant bit of the value being shifted to change sign and therefore generate an arithmetic overflow. The V bit of the CCR is set if this event occurs during an **ASL**. Because logical operations are applied to strings of bits, an **LSL** instruction clears the V bit (since arithmetic overflow is meaningless when the bits being operated on do not represent an integer in signed form).

Figure 2.25 describes the 68000's eight shift operations. The symbol C denotes the carry-bit of the condition code register, and X means the extend bit of the CCR.

Arithmetic shifts update all bits of the CCR. The N and Z bits are set or cleared as one would expect. The V bit is set if the most significant bit of the operand is changed at any time during the shift operation. The C and X bits are set according to the last bit shifted out of the operand. However, if the shift count is zero, C is cleared and X is unaffected. Logical shifts and rotates clear the V bit. Table 2.3 summarizes the effect of the 68000's shift instructions.

Table 2.3
Effect of the
68000's shift
instructions

	Initial Value	After First Shift	CCR XNZVC	After Second Shift	CCR XNZVC
ASL	11101011	11010110	11001	10101100	11001
ASL	01111110	11111100	01010	11111000	11001
ASR	11101011	11110101	11001	11111010	11001
ASR	01111110	00111111	00000	00011111	10001
LSL	11101011	11010110	11001	10101100	11001
LSL	01111110	11111100	01000	11111000	11001
LSR	11101011	11110101	10001	00111010	10001
LSR	01111110	00111111	00000	00011111	10001
ROL	11101011	11010111	?1001	10101111	?1001
ROL	01111110	11111100	?1000	11111001	?1001
ROR	11101011	11110101	?1001	11111010	?1001
ROR	01111110	00111111	?0000	10011111	?1001

Assembly Language Form of Shift Operations

All eight shift instructions are expressed in one of three ways. These are illustrated by the **ASL** (arithmetic shift left instruction).

- | | | |
|---------|-------------------------------------|---|
| Mode 1. | ASL <i>Dx</i> , <i>Dy</i> | Shift <i>Dy</i> by <i>Dx</i> bits. |
| Mode 2. | # < <i>data</i> >, <i>Dy</i> | Shift <i>Dy</i> by # <i>data</i> bits. |
| Mode 3. | ASL < <i>ea</i> > | Shift the contents of effective address by one place. |

A shift instruction can be applied to a byte, word, or longword operand with the exception of mode 3 shifts, which act only on longwords.

In mode 1, the *source* operand, *Dx*, specifies the number of places by which the destination operand, *Dy*, is to be shifted. *Dy* may be shifted by 1 to 32 bits. In mode 2, the literal, #<*data*>, specifies the number of places by which *Dy* is to be shifted. This must be in the range 1 to 8. In mode 3, the memory location specified by the effective address, <*ea*>, is shifted one place. Many microprocessors provide only the static shifts of modes 2 and 3. The 68000 permits *dynamic* shifts (i.e., mode 1), because the number of bits to be shifted is computed at run-time.

Bit Manipulation

The 68000 provides four instructions that act on a single bit of an operand, rather than on the entire operand. In each of the bit manipulation instructions, the *complement* of the selected bit is moved to the Z bit of the CCR, and then the bit is either unchanged, set, cleared, or toggled. The N, V, C, and X bits of the CCR are not affected by bit operations. A bit manipulation instruction may be applied to a byte or longword. Even though bit manipulation instructions act on just one bit, they act on either one bit of a specified byte in memory or on one bit of a longword in a data register. The four instructions in this group are as follows:

BTST The **BTST** instruction tests a specified bit of an operand. If it is zero, the Z-bit of the condition code register set; for example, **BTST #4, D3** tests bit 4 of data register D3 and sets the Z-bit if that bit was zero. A bit test does not affect the value of the operand under test in any way. A common use of this instruction is with memory-mapped input/output devices that have a status bit that determines the status of the device. Consider the following:

Loop	BTST #Status, IO_device	Test the I/O's status bit
BEQ Loop		Repeat until device read (status not zero)

BSET The *bit test and set* instruction causes the Z-bit of the CCR to be set if the specified bit is zero, and then forces the specified bit of the operand to be set to one.

BCLR The *bit test and clear* instruction works exactly like **BSET**, except that the specified bit is cleared after it has been tested.

BCHG The *bit test and change* instruction causes the value of the specified bit to be reflected in the Z-bit of the CCR as above and then toggles the state of the specified bit.

The assembler needs to know two things in order to use one of these 4-bit manipulation instructions: the effective address of the operand and the position of the bit to be tested. All addressing modes are available to these four instructions for the destination operand, except immediate, address register direct, and program counter relative addressing. The location of the bit to be tested is specified in one of two ways. It may

be provided in an absolute (i.e., constant or static) form in the instruction or given as the contents of a data register. In the following example, **BTST** is used as an illustration, but any of the members of this group could have been chosen. The assembly language forms of these instructions are

```
BTST Dn, <ea>
```

and

```
BTST #<data>, <ea>
```

If the destination address is a memory location, the source operand is treated as a modulo-8 value. If the destination address is a data register, the source operand is treated as a modulo-32 value. As an example of bit manipulation, consider a subroutine to count the number of 1s in a byte. On entry to the subroutine, D0(0:7) contains the byte to be tested and on exit it contains the number of 1s in the byte. No other registers must be modified by the subroutine.

```
*  D0 = input/output register (only D0.B modified)
*  D1 = one's counter (not modified by subroutine)
*  D2 = pointer to bit of D0 to be tested (not modified by subroutine)
*
ONES_COUNT  MOVEM.L  D1-D2, -(A7)      Save working registers
             CLR.B    D1                Clear one's counter
             MOVEQ    #7, D2           D2 initially points at msb of D0.B
*
NEXT_BIT    BTST     D2, D0             Test the D2.th bit of D0
            BEQ      LOOP_TEST         If zero then nothing more to do
            ADDQ.B   #1, D1             else increment 1's count
LOOP_TEST   SUBQ.B   #1, D2            Decrement bit pointer
            BGE      NEXT_BIT          Repeat until count negative
            MOVE.B   D1, D0            Transfer one's count to D0
            MOVEM.L  (A7)+, D1-D2      Restore working registers
            RTS                      Return
*
```

2.5

PROGRAM CONTROL AND THE 68000

The computational power of all computers lies in their ability to choose between two or more courses of action on the basis of the available information. Without such powers of decision, the computer would be almost entirely worthless.

Compare Instructions

A computer chooses between two courses of action by examining the state of one or more bits in its CCR and associating one action with one outcome of the test and another action with the other outcome. Although the CCR bits are updated after certain instructions have been executed, three instructions can be used to explicitly update the CCR. These are the bit test (defined previously), the compare, and the test.

CMP, CMPA, CMPI, CPM The *compare* group of instructions all subtract the contents of one register (or memory location) from another register (or memory location) and update

the contents of the condition code register accordingly. The N, Z, V, and C bits of the CCR are all updated and the X bit remains unaffected. Suppose P, Q and R are three integer variables. The difference between the subtract and compare operation is that a subtraction evaluates $P = R - Q$ and replaces R with P, whereas the compare operation merely evaluates $R - Q$ and does not keep the result. All instructions in this group except **CMPPA** take byte, word, or longword operands.

The basic compare instruction, **CMP**, compares the source operand with the destination operand. The destination operand must be a data register and the source operand can be specified by any of the 68000's addressing modes. For example,

```
CMP.L    D0,D1          Evaluates [D1] - [D0]
CMP.B    TEMP1,D3       Evaluates [D3(0:7)] - [TEMP1]
CMP.L    TEMP1,D3       Evaluates [D3(0:31)] - [TEMP1]
CMP.W    (A3),D2        Evaluates [D2(0:15)] - [[A3]]
```

Note that **CMP** <ea1>, <ea2> evaluates [*ea2*] - [*ea1*] so that the *first* operand is subtracted from the *second*. Some other microprocessors do this in the reverse order. **CMP** has three variations on its basic form: **CMPI**, **CMPPA** and **CMPPM**. Compare memory immediate, **CMPI**, is used to execute a comparison with a literal and is written **CMPI** #<data>, <ea>. Consider two examples of **CMPI** operations.

```
CMPI.B    #$07,D3       Evaluates [D3(0:7)] - 7
CMPI.W    #$07,TEMP     Evaluates [TEMP] - 7
```

CMPPA means "compare address" and is necessary whenever an address register is being compared with the contents of an effective address. Its assembly language form is **CMPPA** <ea>, An, and it operates only on word and longword values.

CMPPM means "compare memory with memory" and is one of the few instructions that permits a memory-to-memory operation. Only one addressing mode, register indirect with autoincrementing, is allowed with **CMPPM**. The assembler form of this instruction is, therefore, **CMPPM** (Ai)+, (Aj)+.

This instruction is used to compare the contents of two tables, element by element. A typical application of the **CMPPM** instruction is in comparing two blocks of memory for equality, as the following example demonstrates:

```
BLOCK1    EQU    <address 1>
BLOCK2    EQU    <address 2>
SIZE      EQU    <number of words in block>
*
          LEA     BLOCK1,A0          A0 points to first block
          LEA     BLOCK2,A1          A1 points to second block
          MOVE.W  #SIZE-1,D0         D0 is the word counter
*
LOOP      CMPPM.W (A0)+, (A1)+       Compare a pair of words
          BNE     NOT_SAME           IF not same THEN exit
          DBRA    D0,LOOP             ELSE repeat until all done
*
ALL_SAME  exit here if they are the same
          .
          .
NOT_SAME  exit here if they are different
```

TST The *test* instruction tests an operand at the stated effective address. Its format is **TST <ea>**, and it takes byte, word, and longword operands. Zero is subtracted from the specified operand, and the CCR updated (N and Z are set accordingly, V and C are set to zero, and X is unchanged). This instruction is the same as “compare with zero.”

Branch Instructions

The 68000 provides the programmer with a tool-kit containing three instructions for the implementation of all *conditional control structures*. These instructions are

Bcc <label>	Branch to label on condition <i>cc</i> true.
BRA <label>	Branch to label unconditionally.
DBcc Dn, <label>	Test condition <i>cc</i> , decrement, and branch to “label.”

Of these three instructions, the first two are entirely conventional and are found on all microprocessors. The last is more unusual and is not provided by most microprocessors.

Branch Conditionally There are 14 versions of the **Bcc d8** or **Bcc d16** instruction, where *cc* stands for one of 14 logical conditions. If the specified condition *cc* is true, a relative branch is made to the instruction whose address is d8 or d16 locations from the start of the next instruction. Consider the following fragment of code:

```

CMP.B  #4,D3      Compare the contents of D3 with 4
BEQ    ItsFour    If [D3] = 4 THEN deal with it
.                ELSE continue
.
.
ItsFour ...

```

The number of locations branched is specified by a signed 2’s complement displacement (or offset) that forms part of the instruction. A signed offset permits a branch forward or backward from the location following the instruction. The offset is either an 8-bit displacement, d8, or a 16-bit displacement, d16. An 8-bit signed offset allows a branch of +127 bytes forward or –128 bytes backward, and a 16-bit offset provides a range of +32,767 bytes forward and –32,768 bytes backward.

The assembler sometimes automatically selects the short 8-bit displacement or the long 16-bit displacement, according to the distance to be branched. Otherwise, the programmer must write **Bcc.s d8** to force a short 8-bit branch. The extension, “.s”, selects the 8-bit displacement. The value of d8 or d16 is automatically calculated by the assembler, as the displacement is invariably in the form of a label rather than an address.

Table 2.4 defines the 14 possible values of *cc*, the condition to be tested. After an arithmetic or logical operation is carried out (together with certain other operations), the values of the Z, N, C, and V flags in the condition code register are updated accordingly. These flag bits are then used to determine whether the appropriate logical condition is true or false. For example, **BCS LABEL** causes the state of the carry bit to be tested. If it is set (i.e., 1) a branch to **LABEL** (i.e., the point in the program labeled **LABEL**) is made, otherwise the instruction immediately following **BCS LABEL** is executed.

Information stored and manipulated by the computer is often in an unsigned integer form or in 2’s-complement form. Consequently, some conditional tests are intended to be applied after operations on 2’s-complement values while others are applied after

Table 2.4
Conditional
tests and
the 68000

Mnemonic (<i>cc</i>)	Condition	Flags Tested	Branch Taken if:
CC	Carry clear	C	$C = 0$
CS	Carry set	C	$C = 1$
NE	Not equal	Z	$Z = 0$
EQ	Equal	Z	$Z = 1$
PL	Plus	N	$N = 0$
MI	Minus	N	$N = 1$
HI	Higher than	C, Z	$\overline{C} \overline{Z} = 1$
LS	Lower than or same as	C, Z	$C + Z = 1$
GT	Greater than	Z, N, V	$NV\overline{Z} + \overline{N} \overline{V} \overline{Z} = 1$
LT	Less than	N, V	$N\overline{V} + \overline{N} V = 1$
GE	Greater than or equal to	N, V	$N\overline{V} + \overline{N} V = 0$
LE	Less than or equal to	Z, N, V	$Z + (N\overline{V} + \overline{N} V) = 1$
VC	Overflow clear	V	$V = 0$
VS	Overflow set	V	$V = 1$
T	Always true	None	Always
F	Always false	None	Never

Note: Some of these tests are designed to operate on unsigned values (HI and LS) and some on signed, 2's-complement values (PL, MI, GT, LT, GE, and LE).

operations on unsigned integer (or any other non-2's-complement) values. To illustrate this point, consider the following two examples:

Case 1	Case 2
ADD.L D0,D1	ADD.L D0,D1
BCS ERROR	BVS ERROR
ERROR . . .	ERROR . . .

Both examples add the contents of D0 to D1 and deposit the result in D1. However, in case 1 the numbers are interpreted as being in *unsigned* integer form. If, when adding two 32-bit integers, a carry is generated out of the most significant bit position, the carry flag is set. The instruction `BCS ERROR` causes a branch to `ERROR` if a carry out occurred during the addition. The part of the program labeled `ERROR` can deal with (i.e., recover from) the out-of-range condition.

Case 2 considers both numbers to be in 2's-complement form. After the addition has been completed, the state of the overflow flag is tested, and a branch to `ERROR` is made if overflow occurred during the addition.

**Example of
the Use of
Conditional
Instructions**

As an example of the application of conditional branch instructions, consider the conversion of hexadecimal values to their ASCII-character equivalents. Table 9.1 in Chapter 9 gives the relationship between ASCII-encoded characters and their binary or hexadecimal equivalents. An excerpt from this table is provided here for reference.

ASCII Character	Hexadecimal Code
0	30
1	31
2	32
3	33
4	34
5	35
6	36
7	37
8	38
9	39
A	41
B	42
C	43
D	44
E	45
F	46

The algorithm for the conversion of a hexadecimal value into its ASCII-encoded equivalent can readily be derived from this table. In the following, **HEX** represents a single hexadecimal character, and **CHAR** represents its ASCII-encoded character equivalent; for example, if **HEX** = \$0A, the corresponding value of **CHAR** is \$41. By inspecting the preceding table, we can derive a relationship between **CHAR** and **HEX**.

```
CHAR := HEX + $30
IF HEX > $39 THEN CHAR := CHAR + $7
```

In terms of 68000 assembly language, this algorithm can now be written as

```

      MOVE.B   HEX,D0           Get HEX value to be converted into D0
      ADDI.B   #$30,D0          Add $30 to it
      CMPI.B   #$39,D0          Test for hex values in the range $0A to $0F
      BLS      EXIT             If not in range $0A to $0F then exit
      ADDQ.B   #$07,D0          Else add 7
EXIT MOVE.B   D0,CHAR           Save the result in CHAR
```

Branch Unconditionally The *branch unconditionally* instruction, **BRA**, causes a relative branch to the instruction whose address is indicated by the label following the **BRA** mnemonic. An 8-bit or 16-bit signed offset follows the op-code for **BRA**, providing a branching range of up to 32K bytes. The unconditional branch is equivalent to the **GOTO** instruction in high-level languages. The 68000 also has a jump instruction, **JMP**, which is functionally equivalent to the branch, **BRA**. The only difference is that **BRA** uses only relative addressing, whereas **JMP** uses the following addressing modes:

```

JMP   (An)
JMP   d16(An)
JMP   d8(An,Xi)
JMP   Absolute_address
JMP   d16(PC)
JMP   d8(PC,Xi)
```

As an example of the application of an unconditional branch, consider the implementation of the **CASE** or **switch** statement, which is found in many high-level languages. In the program below, the variable **TEST** contains the integer used to determine which of three courses of action (labeled **ACT1**, **ACT2**, **ACT3**) is to be carried out. If **TEST** contains a value greater than 2, an exception is raised.

```

CASE      MOVE.B  TEST,D0      Put the value of TEST in D0
          BEQ     ACT1         If zero then carry out ACT1
          SUBQ.B  #1,D0        Decrement TEST
          BEQ     ACT2         If zero then carry out ACT2
          SUBQ.B  #1,D0        Decrement TEST
          BEQ     ACT3         If zero then carry out ACT3
EXCEPTION  ...                Else deal with the exception
          BRA     EXIT         Leave CASE

ACT1      ...                Execute action 1
          BRA     EXIT         Leave CASE

ACT2      ...                Execute action 2
          BRA     EXIT         Leave CASE

ACT3      ...                Execute action 3
          ...
          ...                (Fall through to exit)
EXIT      ...                Single exit point for CASE

```

This method of implementing a **CASE** statement is not unique and would not be used if there were many more possible values of **TEST**. A better method is to use a **JMP** instruction with a *computed address* such as **JMP (A0,D0)**, where **D0** contains a value that is a function of **TEST**. The following code also implements a computed jump via a *jump table*. Note that the contents of **D0** must be multiplied by 4 to generate an offset, because each pointer requires 4 bytes.

```

LEA      Table,A0      A0 points at the table of longword pointers
MULU     #4,D0         Multiply the offset in D0 by 4
MOVEA.L  (A0,D0),A0    Read the pointer from the table
JMP      (A0)          Jump to the computed routine
.
.
Table    DC.L      Code_1      Pointers to the routines
          DC.L      Code_2
          .
          .
          DC.L      Code_N
Code_1   .          Code for routine 1
          .
          .
JMP      Exit          Jump to common exit point

```

Test Condition, Decrement, and Branch The 68000's **DBcc** instruction provides a powerful way of implementing loop mechanisms and is not found in 8-bit microproces-

sors. As in the case of the **Bcc** instruction, there are 14 possible computed values of *cc* plus the two static (i.e., constant) values, *cc* = T and *cc* = F. When *cc* = T (i.e., **DBT**), the tested condition is always true, and when *cc* = F (i.e., **DBF**), the tested condition is always false.

The **DBcc** instruction has the assembly language form **DBcc Dn, <label>**, where *Dn* is one of the eight data registers, and <label> is a label used to specify a branch address. When the 68000 encounters a **DBcc** instruction, it first carries out the test defined by the *cc* field. If the result of the test is *true*, the branch is *not* taken, and the next instruction in sequence is executed. Note that this test works in the opposite effect to a **Bcc** instruction. The branch is limited to a 16-bit displacement.

If the specified condition *cc* is not true, the low-order 16 bits of data register *Dn* are decremented by 1. If the resulting contents of *Dn* are equal to -1 , the next instruction in sequence is executed. Otherwise a branch to <label> is made. The **DBcc** instruction can be defined as

```
DBcc Dn,<label>:  IF cc TRUE THEN EXIT
                  ELSE
                  BEGIN
                    [Dn] := [Dn] - 1
                    IF [Dn] = -1 THEN EXIT
                        ELSE [PC] ← label
                  END_IF
                  END
                  END_IF
                  EXIT
```

The **DBcc** instruction allows you to specify the condition **F** (i.e., false). For example, **DBF Dn, <label>** always causes *Dn* to be decremented and a branch made to <label> until the contents of *Dn* are -1 . Some assemblers permit the use of the mnemonic **DBRA** instead of **DBF**. The simplest application of **DBcc** is the mechanization of a loop. Suppose a loop must be executed *N* times. The following program achieves this:

```
      MOVE.W    #200,D0      Load D0 with 200
NEXT  ...      Start of body of loop
      .        Body of loop
      DBF      D0,NEXT      Decrement D0 and branch if not -1
```

Register *D0* is preloaded with 200 and the **DO-loop** is entered. The **DBF D0,NEXT** instruction causes *D0* to be decremented by 1 to yield 199. A branch is then made to **NEXT**, the start of the body of the loop. When *D0* contains 0, the next execution of **DBF D0,NEXT** yields -1 , and the loop is terminated. Note that the loop is repeated $[Dn] + 1$ times (i.e., 201). Interestingly, **DBcc Dn, <label>** works only with 16-bit values in *Dn*; that is, loops greater than 65,536 cannot be achieved directly by this instruction. Limiting the counter to 16 bits speeds up the operation of the **DBcc**, as a 32-bit decrement and test would take longer than a 16-bit decrement and test. Remember that the 68000 is internally organized as a 16-bit machine, and two operations have to be carried out to implement a 32-bit operation.

The **DBcc** instruction is designed for applications where one of two conditions may terminate a loop. One condition is the loop count in the specified data register, and the other is the condition specified by the test. A typical computer application of **DBcc** concerns the input of a block of data.

Data is received by an application program and processed as a block of 256 words. If the word \$FFFF occurs in the input stream, the processing is terminated. The data to be input is stored in a memory location called **INPUT** by an external device. The least significant bit of memory location **READY** is zero if there is no data in **INPUT** waiting to be read. If the least significant bit of **READY** is true, data can be read from **INPUT**. The act of reading from **INPUT** automatically clears the least significant bit of **READY**. This behavior corresponds closely to real input mechanisms.

	MOVE.W	#255,D1	Setup D1 as a counter with maximum block size 256
WAIT	BTST.B	#0,READY	Test bit 0 of READY
	BEQ	WAIT	Repeat test until not zero
	MOVE.W	INPUT,D0	Get input and move it to D0
	.		
	.		Process input
	.		
	CMPI.W	#\$FFFF,D0	Test input for terminator
	DBEQ	D1,WAIT	Continue for 256 cycles or until true

Note that it is very easy to make a mistake with the **DBcc** instruction. The lower-order word of the data register specified by **DBcc** is decremented, as explained earlier. Therefore, this register must be set up by a *word* operation. Don't think that a *.B* operation is sufficient if the loop count is less than 255.

2.6

MISCELLANEOUS INSTRUCTIONS

We now briefly introduce some of the 68000's instructions that do not fall neatly into any of the groups described earlier.

Set Byte Conditionally This is a somewhat unusual instruction and is not found in most other microprocessors. The assembly language form is **scc <ea>**, where *cc* is one of the 14 logical tests in Table 2.4 or T (true) or F (false), and *<ea>* is an effective address. When **scc** is encountered by the 68000, it evaluates the condition specified by *cc*, and, if true, sets all the bits of the byte specified by *<ea>*. If the condition is false, all the bits specified by *<ea>* are cleared. After **scc <ea>** has been executed, the contents of *<ea>* are, therefore, either \$00 or \$FF. The instruction **st <ea>** sets the specified byte to \$FF, and **sf <ea>** sets it to zero.

One way of looking at **scc** is to regard it as doing the groundwork for a deferred test. Suppose an operation is carried out and it is necessary for later processing to note, say, whether the result was positive. One way of doing this is

	BSR	GET_DATA	Get input to be tested in D0
	CLR.B	FLAG	Clear FLAG
	TST.L	D0	Test result
	BMI.S	NEXT	If negative then exit with FLAG = 0
	MOVE.B	#\$FF,FLAG	Else set all the bits of FLAG
NEXT	...		Continue

In the preceding example, the longword in D0 returned by **GET_DATA** is to be tested. If it is negative, zero is stored in **FLAG**, otherwise \$FF is stored. This operation requires

four instructions. By using `scc` we can simplify it to

```
BSR    GET_DATA    Get input to be tested in D0
TST.L  D0           Test result
SPL.B  FLAG        If negative then FLAG = 0 else FLAG = $FF
```

The use of `SPL` saves two instructions and also requires less time to run than the version of the program using a `BMI` instruction.

CHK The *check register against bounds* instruction has the assembly language form `CHK <ea>, Dn` and checks the lower-order word of data register *Dn* against two bounds (i.e., limits). If $Dn(0:15) < 0$ or if $Dn(0:15) > [ea]$ then a call to the operating system is made. Otherwise the next instruction in sequence is executed. Operating system calls are covered in Chapter 6; all we need to note here is that `CHK` can be used by compilers to test whether an array is being accessed outside its declared bounds.

NOP The *no operation* instruction has no effect on the CPU other than to advance the program counter to the next instruction. A `NOP` wastes time and memory space—time, because it must be read from memory, interpreted, and executed, and space, because it takes up a word of memory space. Some programmers use a `NOP` to generate a defined time delay. Others use it to patch a program; they insert several `NOPs` when writing a program, and if they discover that the program has bugs, they replace the `NOPs` by a jump to the code that fixes the bug.

RESET `RESET` is a *privileged* instruction that, when executed, forces the 68000's `RESET*` output pin active-low for 124 clock periods. This instruction resets any device connected to the `RESET*` pin but has no effect on the 68000 itself. The operating system might use this instruction to reconfigure peripherals after a system crash.

RTS The *return from subroutine* instruction is used to terminate a subroutine and make a return to the calling point. We examine subroutines in the next section.

RTE The *return from exception* instruction is privileged and is used to terminate an exception handling routine in the same way that an `RTS` terminates a subroutine call.

STOP The assembly language form of this instruction is `STOP #n`, where *n* is a 16-bit word. When a `STOP` is encountered, the value of *n* is loaded into the status register and the processor ceases to execute further instructions. Normal processing continues only when a trace, interrupt, or reset exception occurs. `STOP` is, of course, a privileged instruction.

TAS The *test and set* instruction has the assembly language form `TAS <ea>` and tests the byte specified by the effective address. If the byte is zero or negative, the *N* and *Z* flags of the CCR are set accordingly. The *V* and *C* flags are cleared, and the *X* flag is unaffected. Bit 7 (the MSB) of the operand is set to one; that is, $[ea(7)] \leftarrow 1$. The `TAS` instruction requires a special memory access called a *read-modify-write cycle*. During this cycle the operand is read from memory, the test is carried out and bit 7 set, and the operand is written back to memory. The `TAS` instruction is *indivisible* because

the read-modify-write cycle is always executed to completion and cannot be interrupted by another processor requesting the bus. The purpose of this instruction is to facilitate the synchronization of processors in a multiprocessor system. We will look at **TAS** again in Chapter 10.

TRAPV If the overflow bit, V, of the CCR is set, executing a **TRAPV** instruction causes the **TRAPV** exception to be raised and a call to the operating system made. If V = 0, a **TRAPV** instruction has no effect other than to advance the PC to the start of the next instruction.

2.7

SUBROUTINES AND THE 68000

A subroutine is a piece of code that can be *called* from some point in a program to carry out a certain task. Although we used the expression *piece of code* to describe a subroutine, it is not just any bunch of consecutive instructions. A subroutine is a *coherent* sequence of instructions that carries out a well defined function. One of the reasons for employing subroutines is that a particular subroutine can be used many times in a program without the need to write the same sequence of instructions over and over again. Programmers also employ subroutines to make a program more readable, as we shall soon see.

Let's look at a simple subroutine called **GetChar** whose function is to read a character from the keyboard and put it into data register D0. In this example, we have provided the assembler listing file that gives the addresses (i.e., locations) of the instructions in order to facilitate our explanation of the subroutine call and the return mechanisms.

Address	Data	Label	Instruction		Comment Field
000FFA	41F900004000		LEA	TABLE,A0	AO points to destination of data
001000	61000206	NextChr	BSR	GetChar	REPEAT Read a character
001004	10C0		MOVE.B	D0,(A0)+	Store it in memory
001006	0C00000D		CMP.B	#\$0D,D0	UNTIL Character = carriage return
00100A	66F4		BNE	NextChr	
			.		
			.		
			.		
001102	61000104		BSR	GetChar	Read character and quit if "Q"
001106	0C000051		CMP.B	#\$'Q',D0	
00110A	67000EF4		BEQ	QUIT	
			.		
			.		
001208	123900008000	GetChar	MOVE.B	ACIAC,D1	Read ACIA status
00120E	08010001		BTST	#\$1,D1	
001212	66F4		BNE	GetChar	UNTIL ACIA ready
001214	103900008002		MOVE.B	ACIAD,D0	Get character return into D0
00121A	4E75		RTS		Return

In this example we call the subroutine `GetChar` *twice*. The first time is from address 001000_{16} in the loop that stores successive characters in a table. The second time is from address 001102_{16} when we read a single character and test it to see whether it is a letter Q.

The way the branch or jump to the subroutine is executed is very simple: The 68000's program counter is loaded with the starting address of the subroutine. When the assembler encounters the line `NextChr BSR GetChar` at address 001000_{16} , the symbolic location `GetChar` is translated into the *difference* between the address of the `BSR` instruction plus 2 and the address of the actual subroutine. This difference is the offset used by the `BSR` instruction and is computed as $1208_{16} - 1002_{16} = 206_{16}$. The instruction is, effectively, `BSR $206`. Note that the value of the PC used in the offset calculation is the address of the `BSR` *plus 2*, because the PC is automatically incremented by 2 as soon as the `BSR` is read. The following code repeats the preceding fragment of a program with the branch marked:

000FFA	41F900004000		LEA	TABLE, A0	
001000	61000206	NextChr	BSR	GetChar	
001004	10C0		MOVE.B	DO, (A0) +	
001006	0C00000D		CMP.B	#\$0D, DO	
00100A	66F4		BNE	NextChr	
			.		
001102	61000104		BSR	GetChar	
001106	0C000051		CMP.B	#'Q', DO	
00110A	67000EF4		BEQ	QUIT	
			.		
001208	1239000080000	GetChar	MOVE.B	ACIAC, DO	

$1208 - (1000 + 2) = 206$


When the assembler next encounters the `BSR GetChar` instruction at address 001102_{16} , the computed offset is different (i.e., $1208_{16} - 1104_{16}$) and the relative branch offset becomes `$104`. By the way, the second subroutine call uses the long form of the `BSR` instruction which takes a 16-bit signed offset. We could have written `BSR.S GetChar`, which would have taken an 8-bit offset and shortened the code by one word.

A more interesting aspect of subroutines is the way in which a return is made automatically to the appropriate calling point. Whenever a subroutine call is made, the return address (i.e., the location of the next instruction after the call), is pushed onto the stack pointed at by A7. Figure 2.26 demonstrates the action of the first subroutine call in which the return address 1004_{16} is pushed onto the stack—assuming that the stack pointer is initially pointing at address 4008_{16} .

We can define the effect of the instruction `BSR d8`, where `d8` is an 8-bit offset, in RTL as

[A7]	←	[A7] - 4	Predecrement the stack pointer.
[M([A7])]]	←	[PC]	Push the program counter on the stack.
[PC]	←	[PC] + d8	Load the program counter with the target address.

Figure 2.26
Pushing the
subroutine
return address
on the stack



When the subroutine has been executed, an **RTS** instruction pulls the longword off the top of the stack and deposits it in the program counter to effect the return. The action of the **RTS** instruction in RTL is

[PC]	←	[M ([A7])]	Pull the return address off the stack.
[A7]	←	[A7] + 4	Postincrement the stack pointer.

You can perform a return from subroutine without the use of an **RTS** instruction by means of an indirect **JMP** instruction as follows:

```
MOVEA.L    (A7)+,A0    A0 now holds the return address
JMP        (A0)        Jump to the return address
```

The **MOVEA.L (A7)+,A0** instruction reads the contents of memory pointed at by the stack pointer and deposits it in A0. Because the stack pointer points at the return address, the return address is loaded into A0. The postincrementing addressing mode steps the stack pointer past the return address and cleans up the stack. The second instruction, **JMP (A0)**, forces a jump to the location whose address is in address register A0. As this is the subroutine return address, a return from subroutine is executed.

**Nested
Subroutines**

If subroutines were called one at a time from a main program and a return made before the next subroutine was called, we would not need to use the stack to store the return address. Any register or fixed location could be used to save the appropriate return address. In practice, a stack is needed to manage subroutine return addresses because subroutines may be *nested*. That is, a main program may call a subroutine and the subroutine may itself call a subroutine, and so on. Figure 2.27 illustrates nested subroutines, in which subroutines B, C, and D are “enclosed by the subroutine that calls them.” For example, subroutine C is called from subroutine B; a return is made to subroutine B and not to subroutine A or to the main program. We can represent the nesting in Figure 2.27 by the following code:

```

MainProgram .
    BSR SubroutineA
    .
    BSR SubroutineB
    .
    END

SubroutineA .
    BSR SubroutineB
    .
    BSR Subroutined
    .
    .

    RTS

SubroutineB .
    BSR SubroutineC
    .
    .
    RTS

SubroutineC .
    .
    .
    RTS

Subroutined .
    .
    .
    RTS

```

Figure 2.27
Nested
Subroutines





Figure 2.28
Example of
nested
subroutines



Consider the two nested subroutines in Figure 2.28. The main program first calls `sub1`, and then `sub1` calls `sub2`, as the following code demonstrates:

MainProgram

```

.
BSR Sub1 (call subroutine 1)
.
END

```

Sub1

```

. (subroutine 1)
.
.
BSR Sub2 (call subroutine 2)
.
.
RTS (return point from subroutine 1)

```

Sub2


```

. (subroutine 2)
.
RTS (return point from subroutine 2)

```

When subroutine `sub1` is called, the return address `N` is pushed on to the top of the stack (see Figure 2.29(a)). When `sub2` is called from `sub1`, return address `M` is pushed on the stack (see Figure 2.29(b)). Return address `M` is now the new top of the stack. When the second subroutine has been executed to completion, the `RTS` instruction is executed and a return made to the address at the top of the stack. This return address is `M`, which is the point in `sub1` immediately after the point at which `sub2` was called. The state of the stack at this point is given in Figure 2.29(c). `sub1` is now completed and the `RTS` at its end loads the address at the top of the stack (i.e., `N`) into the PC to force a return to the main program. Figure 2.29(d) illustrates this state, which is the state of the stack before `sub1` was first called.

Figure 2.29
State of the
stack during the
execution of
the code of
Figure 2.28



Subroutines can be nested to any depth by using the stack to save subroutine return addresses, as long as the stack does not run out of space for return addresses. The average depth of subroutine nesting is about 5. However, systems employing *recursive techniques* may nest subroutines to a much greater depth. A recursive subroutine is a subroutine that calls itself.

The term *nesting* implies that one subroutine is entirely enclosed within another, as Figures 2.27 and 2.28 illustrate. In Figure 2.28 a return from `Sub2` is made to `Sub1`. Suppose we write the code in such a way as to return directly from `Sub2` to the main program should certain errors arise during the execution of `Sub2`. Such an operation is possible, as the following code demonstrates:

```
Sub2      .
          .
          BEQ Exit      Detect a problem here
          .
          .
          RTS           Normal return point to Sub1
Exit      LEA 4(A7),A7   Move past the normal return point
          RTS           and return directly to main program
```

Sometimes we might think that the detection of an error (or any other event) in a subroutine is best dealt with by returning directly to a higher-level subroutine or to the main program. As you can see from the above code, all you have to do is to skip past the intermediate return addresses on the stack that takes you to the next level of nested subroutine. If you wish to skip two levels of subroutine, you would replace the `LEA 4(A7),A7` instruction with `LEA 8(A7),A7`.

Forcing an exit from a subroutine in this way is regarded as very bad practice. The resulting code is difficult to read; the fundamental rules of structured programming are violated, and the likelihood of introducing a serious bug into the program is increased. We have pointed out that it is possible to skip one or more levels when returning from a subroutine simply to illustrate how the stack functions. The fact that an assembly language *permits* you to do something does not make it right or desirable. You can even force a jump out of a subroutine to any point in the program by means of an unconditional branch or jump (e.g., `BRA Escape` or `JMP PANIC`). Doing this would be a nightmare because the

state of the stack would be difficult to determine. The number of return addresses left on the stack would depend on the point from which you jumped. You can always employ the following technique to return from a nested `SubB` to the main program.

```

                BSR    SubA            Call subroutine A
                .
                .
SubA            .
                .
                BSR    SubB            Call subroutine B
                BCC    OK              IF no error in subroutine B THEN continue
                RTS                                ELSE return
OK              .
                .
                RTS                    Normal return point from subroutine A

SubB            .
                .
                .
                ORI    #%00001,CCR     Escape from here - Set C-bit for error
                BRA    Rtrn            Now exit
                .
                .
Rtrn            RTS                    Return from subroutine B

```

In this example the main program calls subroutine A, which in turn calls subroutine B. If an error occurs in subroutine B, a return is made to subroutine A. However, subroutine A checks the state of the C bit immediately after the return and forces a return to the main program if it is set.

Subroutines and Readability

We have said that subroutines are useful because they remove the need to rewrite chunks of code (like an input routine) that are repeated many times in a program. Subroutines are sometimes used to improve the readability of a program. Consider the following example:

```

* Calculator program
*
                BSR    Initialize      Set up the constants
Again            BSR    GetNum1        Read the first number
                BSR    GetOpr         Read the operator: one of +,-,*,/
                BSR    GetNum2        Read the second number
                BSR    Calc           Perform the calculation
                BSR    PrintRes       Display the result
                .
                .
GetNum1          BSR    GetDigit       Get a digit from the keyboard
                BSR    Valid          Test for a valid digit in range 0 to 9
                BCS    DigErr         IF not valid digit THEN deal with error
                BSR    SaveDigit      ELSE save it
                .
                RTS

```

This fragment of code demonstrates how you might employ subroutines to make your program highly readable and to comply with the ideas of *top-down design*. The first part of the program consists of a series of subroutines that are called one by one to carry out the function of the program. In this case we might not use, say, the subroutine `Calc` more than once in the program. The only reason for constructing the subroutine called `Calc` is to enhance the readability of the program. For example, if the subroutine `Calc` were replaced by the appropriate in-line code, anyone reading the program would find it much harder to follow. Even the subroutine `GetNum1` called by the main program is little more than another sequence of subroutine calls. Now that we have covered the basics, we look at how information is passed to and from a subroutine.

Like almost all microprocessors, the 68000 implements a hardware subroutine call and return mechanism on-chip based on the 68000's stack pointer, A7. The 68000 has a conventional jump to subroutine instruction, `JSR`. Executing `JSR <ea>` causes the address of the next instruction (i.e., the return address) to be pushed on to the stack pointed at by A7 and a jump to be made to the effective address. The addressing modes supported by `JSR` are register indirect, register indirect with displacement, indexed, absolute, and program counter relative. Register indirect with predecrementing or postincrementing is not permitted. Thus, `JSR LABEL` means, "jump to the subroutine whose absolute address is given by LABEL," and `JSR (A3)` means, "jump to the address found in address register A3."

In addition to `JSR`, the 68000 also offers a `BSR` (*branch to subroutine* instruction). The effects of `JSR` and `BSR` are the same; the only difference lies in their addressing modes. `BSR` uses an 8-bit or a 16-bit displacement following the op-code that is added to the contents of the program counter to create a relative address. In general, programmers choose `BSR` rather than `JSR` because its addressing mode is always program counter relative; the displacement following a `BSR` does not depend on the location of the program in memory. Consequently, the relative branch provided by `BSR` makes the design of relocatable programs very easy.

Subroutines are normally terminated by `RTS` (*return from subroutine*), which pulls the return address into the program counter from the top of the stack. Occasionally, the programmer may wish to restore the contents of the condition code register to its pre-subroutine value, after returning from the subroutine. Saving the condition code register on the stack before the subroutine call can be achieved by `MOVE CCR, -(A7)`. At the end of the subroutine, the instruction `RTR` (*return and restore condition codes*) is executed to pull (pop) the contents of the condition code register and then the program counter off the stack.

The following example illustrates the use of `RTR`:

	•		
	BSR	GET_DATA	
	•		
	•		
GET_DATA	MOVE.W	CCR, -(A7)	Save CCR on stack
	MOVEM.L	D1-D7/A0-A6, -(A7)	Save working registers
	•		
	•		
	MOVEM.L	(A7)+, D1-D7/A0-A6	Restore working registers
	RTR		Restore CCR and return

2.8

INTRODUCTION TO THE 68020'S ARCHITECTURE

The differences between the 68000 and the 68020 (and the 68030 and later processors) are both subtle and radical. This seemingly contradictory statement can be better understood by saying that we can regard the 68020 as just a faster version of the 68000 or as a super 68000 with some very powerful additions. For the purpose of this introduction, the 68020 and 68030 are identical, since the 68030 is essentially a 68020 with the addition of a sophisticated memory management unit—most of the enhancements of the 68000's architecture are in the 68020 and later members of the 68000 family. This section assumes a greater knowledge of assembly language programming than the previous sections in this chapter, as the reader who is interested in the more powerful features of the 68020 will already be familiar with the 68000. Other readers can omit this material on a first reading.

The 68020 is compatible with 68000 object code and will execute all 68000 instructions (except `MOVE SR, <ea>`, which is privileged on the 68020 but not on the 68000). It is not necessary to employ the 68020's special instructions and new addressing modes to achieve a significant increase in its performance with respect to the 68000, since the 68020 represents an entirely new and more efficient implementation of the 68000 core machine. However, an even greater improvement is possible if all the 68020's facilities are used.

An immediately obvious difference between the 68020 and the 68000 is the 68020's address and data bus. The 68020's address bus is 32 bits wide which extends the logical address space to 4G bytes, and the data bus is 32 bits wide which makes it possible to access a longword in a single bus cycle. Unlike the 68000, the 68020 has internal 32-bit buses and a 32-bit execution unit plus an instruction cache. These enhancements applied to a 68020 with a 16-MHz clock provide a four- to six-fold increase in speed with respect to a 68000 clocked at 8 MHz.

One of the attributes that make the 68000 so much more sophisticated than its predecessors is its ability to support more operating system functions. Before the advent of the 68000 family, microprocessors were designed to execute a particular instruction set with little regard to needs of operating systems. To be fair, this approach to microprocessor design was not unreasonable, since before the mid-1980s most microprocessors were employed in systems with no operating system or in systems with minimal operating systems.

Why is an operating system different from an applications program (i.e., a user program running under an operating system)? A simple answer to this question is that the operating system must control the computer and protect it from certain types of damage that a user program may cause. Suppose a program is being tested and that the programmer intends to clear a block of 1024 bytes of memory. The programmer makes a mistake in the loop terminator (perhaps by writing `BEQ` instead of `BNE`), and the program does not terminate. Instead it proceeds to clear all memory. A good operating system will prevent this from happening by making certain that user programs cannot access memory not allocated to them. That is, a user program is prevented from interfering with either the operating system or with other user programs. Chapters 6 and 7 have more to say about these aspects of a processor.

Some microprocessors like the 68000 provide only limited help to an operating system, whereas others like the 68020 and 68030 provide a much greater degree of help.

In this introduction we are interested only in the user mode of the 68000 and the 68020. Operating systems run in the supervisor mode, which will be described later when we cover exceptions. Here we describe the differences between the 68000 and the 68020 from the point of view of the user programmer.

The 68020 and the 68030 have more registers than the 68000. However, all these new registers (including the cache control register) are dedicated to operating system functions. As far as we are concerned, there are still eight data and eight address registers. Even the condition code register of the 68020 is the same as the 68000's.

The 68020 is housed in a larger package than the 68000 (see Figure 2.30) and has a full 32-bit data bus and address bus. The 32-bit data bus enables the 68020 to run faster because it can access a longword in a single machine cycle. The 32-bit address bus means that each of the 32 bits of an address register or the program counter are connected to pins, and therefore the 68020 can address 2^{32} bytes (i.e., 4 Gbytes).

You might think that these modifications have no effect on someone who wishes to run an existing 68000 program on a 68020 microprocessor (apart from causing the program to run faster). Well, some 68000 programmers used the following argument.

If the 68000 employs only address bits A_{00} to A_{23} to specify a byte location (because the 68000 lacks address pins A_{24} to A_{31} , although it does have a 32-bit PC), it does not matter what we do with address bits A_{24} to A_{31} . For example, the addresses \$00123456 and \$40123456 access the same *physical* location, because the only difference between them is the state of A_{30} that is not connected to an address pin. Consequently, we can employ address bits A_{24} to A_{31} as *tag* bits that define the type of address. That is, we can label an address as pointing to a byte or a word, or a vector or a matrix, or to any other type of object. Such a facility is useful in a language like LISP. These tag bits may be used by software to check the type of the address but have no effect on the actual address leaving the 68000.

Of course, programs written for the 68000 relying on this convention will not run on a 68020 system that makes use of address pins A_{24} to A_{31} . We make this point here because it demonstrates how even apparently harmless differences between two processors can cause problems.


In this book, we discuss the differences between the 68000 and the 68020 from three aspects: the user programmer, the hardware designer (Chapter 4), and the systems or operating systems programmer (Chapter 6). We begin with the differences at the user programmer level. These fall into two groups: new and enhanced instructions and new and enhanced addressing modes. In this context, *enhanced* implies a modest improvement to an existing 68000 facility.

Enhanced 68000 Instructions

The 68020's designers have not been generous with the addition of new instructions; they have gently extended the 68000's instruction set. Sometimes they have improved existing instructions by making them more flexible, and sometimes they have added entirely new classes of instructions. We will look at some of the enhanced instructions before tackling the new instructions.

Multiplication and Division

The 68000's multiplication and division instructions (`MULU`, `MULS`, `DIVU`, and `DIVS`) have been extended to handle both 16-bit and 32-bit operations. We will consider only the 68020's unsigned multiplication and division here, as the corresponding signed instructions operate on 2's complement numbers.

Figure 2.30 68020 and the 68000 interfaces

In this case there are three **.L** variations in addition to the 68000's **.w** division instruction. Note that in contrast to the multiplication instructions that permit maximum source operands of 32 bits, the operation **DIVU.L <ea>, Dr:Dq** specifies a 64-bit quadword dividend. The most significant 32 bits are in *Dr* and the least significant bits in *Dq*.

Branch Instructions

The 68000's **Bcc** (branch on condition *cc* = true) is extended by the 68020 to cater for 32-bit displacements. Instead of being able to jump a maximum of plus or minus 32 Kbytes from the current instruction, the 68020 programmer can now execute a relative jump of up to 2 Gbytes either side of the current instruction. The same extension is applied to unconditional branch, **BRA**, and branch to subroutine, **BSR**, instructions. The **LINK** instruction (to be described in the next chapter) also caters for 32-bit displacements.

Check and Compare Instructions

The 68000 has a special check instruction, **CHK <ea>, Dn**, that compares the value in data register *Dn* to zero and to the upper bound specified by **<ea>**. The upper bound is a 2's-complement integer. If the value in register *Dn* is less than zero or greater than the upper bound, a software interrupt (i.e., exception or trap) occurs. The term *software interrupt* describes a call to some facility provided by the operating system. Chapter 6 deals with exceptions in more detail.


The 68020 extends the 68000's **CHK** instruction by including two variations: **CHK2** and **CMP2** (i.e., check 2 and compare 2). We describe only the **CHK2** instruction here, as the **CMP2** instruction differs in one detail only. The **CHK2 <ea>, Rn** instruction compares the value in address/data register *Rn* with upper and lower bounds, just as the **CHK** instruction. The principal difference between **CHK** and **CHK2** is that the effective address specified by **CHK2** points to a *pair* of bounds; the lower bound is followed by the upper bound (remember that **CHK** has a fixed lower bound of zero). A **CHK2** instruction can take **.B**, **.w**, and **.L** extensions, which means that the boundary value can be a byte, word, or longword. As in the case of the **CHK** instruction, a **CHK2** instruction causes an exception if the specified value is outside the boundary ranges. Another difference between **CHK** and **CHK2** is that the former tests only a data register, whereas the latter may test a data register or an address register. This is a most sensible extension, since the programmer can now easily test whether a pointer is within the range of permitted addresses.

For example, a **CHK2.L \$1234, A2** instruction compares the contents of address register *A2* with the longwords found in address locations \$1234 (i.e., the lower bound) and \$1238 (i.e., the upper bound). Although the **CHK2** instruction can be employed in a variety of applications, its principal use is in the testing of array subscripts in a high level language. Suppose a programmer writes the code **TIME(J) := 12**. If the array subscript *J* has been incorrectly evaluated, the processor will attempt to access data outside the space allocated to the array, **TIME**. However, by employing a **CHK2** instruction to test the array address against the bounds of the array at run time, the danger of array bound errors can be removed. We provide an example of bounds testing when we introduce the **CMP2** instruction.

The relationship between the upper and lower bounds (i.e., *U* and *L*) specified by a **CHK2** instruction is illustrated in Figure 2.31. As you can see, the contents of the specified register may be less than the lower bound, greater than the upper bound, or between the bounds.

If the **CHK2** instruction is used to test an address register and the size is a word or a byte (yes—a byte!), the bounds are sign-extended to 32 bits and the resultant operands

Figure 2.31
CHK2
instruction




tested against the full 32 bits of the specified address register. However, if the contents of a data register are tested and the operation size is a byte or a word, only the appropriate low-order bits of the data register are tested.

If the upper and lower bounds are the same, the valid range is a single value. For signed comparisons, the arithmetically smaller value should be the lower bound, whereas for unsigned comparisons the logically smaller value should be at the lower bound. This statement is not as confusing as it seems. In 4-bit arithmetic, the unsigned bounds might be 2 (lower) and 6 (upper), which correspond to 0010 and 0110, respectively. However, in signed 2's-complement arithmetic, the bounds might be -2 (lower) and $+4$ (upper), which correspond to 1110 and 0100, respectively.

The **CMP2 <ea>, Rn** instruction is identical to the **CHK2** instruction, with one difference. When the contents of general register *Rn* are compared with its lower and upper bounds, the Z and C bits of the condition code register are updated. The Z bit is set if the contents of *Rn* are equal to either bound and cleared otherwise. The C bit is set if the contents of *Rn* are out of bounds and cleared otherwise. The relationship between the contents of the register being tested and the Z and C bits can be better appreciated from Figure 2.32.

Figure 2.32
CMP2
instruction



Consider an application of a **CMP2** instruction (we have chosen **CMP2** rather than **CHK2** because a **CMP2** does not cause a trap, which we have not yet discussed in detail). A programmer is using a one-dimensional array of bytes, **TABLE**, and wishes to access the *j*th element, where *j* is in data register D0.W. The following fragment of code tests for an array bound error at runtime:

SIZE	EQU	<size>	The size of the array TABLE in bytes
TABLE	DS.B	SIZE	Save SIZE bytes for the array TABLE
LOWER	DS.L	1	Reserve longword for lower bound of TABLE
UPPER	DS.L	1	Reserve longword for upper bound of TABLE

(program continued)

```

      .
      .
*      .
      .      Set up array bounds
      LEA      TABLE,A0      A0 points to the start of the array
      MOVE.L   A0,LOWER      Store the lower bound of the array
      LEA      (SIZE-1,A0),A0  Calculate the upper bound of the array
      MOVE.L   A0,UPPER      Store the upper bound of the array
      .
      .
*      .      Perform boundary tests
      LEA      TABLE,A0      A0 points to the start of the array
      LEA      (A0,D0.W),A0    A0 points to the jth element
      CMP2     LOWER,A0      Test for out of bounds element
      BCS      ERROR          IF carry set THEN error
      .                      ELSE continue
      .
ERROR .      Deal with error condition

```

The practical difference between a **CHK2** and a **CMP2** instruction is that a **CHK2** instruction uses an operating system call (i.e., a trap) to deal with the out-of-range condition, but a **CMP2** instruction simply modifies the condition codes and leaves any recovery action to the programmer. Note that the 68020 syntax uses the format **LEA (SIZE-1,A0),A0** rather than the 68000's **LEA SIZE-1(A0),A0**.

The EXT Instruction

The 68000 has a sign-extend instruction, **EXT**, that sign-extends an 8-bit byte to a word (i.e., **EXT.W Dn**) or a 16-bit word to a longword (i.e., **EXT.L Dn**). The 68020 has a new instruction, **EXTB.L Dn**, which sign-extends a byte to a longword by taking bit 7 of **Dn** and copying it into bits 8 to 31 of **Dn**. Without the **EXTB.L** instruction, you would have to sign extend a byte by

```

EXT.W Dn      Sign extend byte to a word
EXT.L Dn      Sign extend word to longword

```

New 68020 Instructions

The 68020 provides a very modest set of new instructions. Some of these are related to the use of external coprocessors and are not dealt with here. One instruction pair, *call module* (**CALLM**) and *return from module* (**RTM**), is used only by operating systems and is not considered further in this chapter. **CALLM** and **RTM** are not implemented by the 68030, which implies that these instructions were not a good idea. In fact, they require an external memory management system like the PMMU if they are to be fully implemented. Another very special pair of instructions are *compare and swap* (**CAS**) and *compare and swap 2* (**CAS2**). These two instructions are intended for use in sophisticated applications such as multiprocessor systems and interrupt-driven multitasking systems.

The two new groups of 68020 instructions of immediate interest to us here are the BCD pack and unpack group and the bit field group. The pack and unpack instructions are unimportant if you are not interested in BCD operations (in which case we suggest that you skip ahead to the much more interesting bit field instructions).

The PACK and UNPK Instructions

The **PACK** and **UNPK** instructions are used in conjunction with BCD arithmetic and simplify the conversion between characters input in coded form (e.g., ASCII 7-bit code) and the internal representation of BCD data. For example, the ASCII code for the

character 7 is \$37, whereas the BCD representation of the decimal number 7 is 0111. The syntax of the `PACK` instruction is

`PACK -(Ax), -(Ay), #<adjustment>`

or

`PACK Dx, Dy, #<adjustment>`

We can note two things immediately. First, the `PACK` instruction has *three* operands; and second, it can take only two addressing modes (data register direct or register indirect with autodecrementing).


The effect of the `PACK` instruction is to translate the source data into the destination data by means of the `<adjustment>`, which is a literal. If we consider the data register form of the instruction (i.e., `PACK Dx, Dy, #<adjustment>`), the adjustment is added to the value contained in the source register and then bits (11:8) and (3:0) of the result are concatenated and placed in bits (7:0) of the destination. Note that the literal, `<adjustment>`, used by the `PACK` instruction is zero for both ASCII and EBCDIC characters. The effect of a `PACK Dx, Dy, #<adjustment>` instruction in RTL is

```
[Temp(0:15)] ← [Dx(0:15)] + <adjustment>
[Dy(0:3)]    ← [Temp(0:3)]; [Dy(4:7)] ← [Temp(8:11)]
```

Let's look at a simple application of the `PACK` instruction. Consider the effect of `PACK D0, D1, #0`, where the source register D0(0:15) contains the ASCII characters for '4' and '2' (i.e., D0 = \$3432). The `PACK` instruction adds the literal (i.e., 0) to D0 to produce a result of \$3432. In this case the literal is zero and there is no change. In the next step, the least-significant nibbles of this result (i.e., 4 and 2) are extracted and concatenated in the destination register D1 to give D1 = \$XX42. The X's indicate that the most significant byte of D1.W is unaffected by this instruction (see Figure 2.33).

The preceding example demonstrates how the `PACK` instruction takes two 8-bit character codes representing 4-bit values and packs them into a single byte so that they can

Figure 2.33
Use of the `PACK`
instruction




take part in BCD arithmetic operations. As you might imagine, the `UNPK` instruction performs the inverse operation. The syntax of `UNPK` is either `UNPK Dx, Dy, #<adjustment>` or `UNPK -(Ax), -(Ay), #<adjustment>`. In this case, the two BCD digits in the source byte are separated and used to form the least significant nibble of two bytes (i.e., they are unpacked). Then the literal specified by `<adjustment>` is added to give the 16-bit destination operand. The effect of `UNPK Dx, Dx, #<adjustment>` in RTL form is

```
[Dy(0:3)] ← [Dx(0:3)]; [Dy(8:11)] ← [Dx(4:7)]
[Dy(0:15)] ← [Dy(0:15)] + <adjustment>
```

Consider now the action of `UNPK D0, D1, #3030`, where `D0 = $25`. In the first step the contents of `D0` are unpacked to give `$0205`, and in the second step the literal `$3030` is added to give `$3235` in `D1`, corresponding to the ASCII characters for '2' and '5' (see Figure 2.34).

Figure 2.34
Use of the
UNPACK
instruction



Bit Field Instructions


The 68020's bit field group of instructions represents, possibly, the most significant enhancement to the 68000's instruction set from the point of view of the programmer writing applications programs.

Conventional microprocessors are byte, word, or longword oriented and operate on data located at a byte or a word boundary. Being restricted to one of these boundaries does not usually cause a problem, since many of the data structures employed by programmers fit within these boundaries quite naturally. For example, ASCII encoded characters (which may be 7-bit or 8-bit values) fit within byte boundaries, just as 64-bit IEEE-format floating point numbers fit into word or longword boundaries.

Sometimes programmers have to deal with data structures that do not fall within these *natural* boundaries. Suppose a programmer is working with 17-bit data structures. The 68000 programmer must fit each item into two consecutive words (16 bits in one and a single bit in the other) or into a byte and a word. Not only is this arrangement inefficient in terms of storage, it is cumbersome in terms of operations on the 17-bit items.

The 68020's bit field operations permit the programmer to forget about byte, word, and longword boundaries and to handle data items falling across these boundaries that have been imposed by the hardware. Figure 2.35 illustrates the notion of a bit field.

Figure 2.35
Bit field



Because a bit field is an arbitrary contiguous group of bits that can fall anywhere within the processor's address space, it is tempting to wonder just what bit field instructions might be designed to do. Because a bit field is an arbitrary data structure, conventional arithmetic operations are meaningless. The answer to our question is that the bit field instructions are designed largely to copy strings of bits between registers and arbitrary locations in memory, and to test the bit fields. Once bit fields have been transferred from memory to a register, they can be processed in the normal way by the 68020's conventional instructions. We will now briefly describe the bit field instructions provided by the 68020.

- BFEXU** The *extract a bit field unsigned* instruction copies a bit field from memory and deposits it in a data register. This is the bit field equivalent of the **MOVE** *<source>, Dn* instruction. If the size of the bit field is less than 32 bits, it is loaded into the low-order bits of the data register and the high-order bits are set to zero.
- BFEXTS** The *extract a bit field signed* instruction also deposits a bit field in a register. When the bit field is moved into the data register, it is sign-extended to 32 bits.
- BFINS** The *insert bit field* instruction copies a bit field from a data register to memory. This is the bit field equivalent of a **MOVE** *Dn, <destination>* instruction.
- BFTST** The *bit field test* instruction tests the specified bit field and sets the CCR accordingly. The N-bit is set if the most significant bit of the bit field is 1, and the Z bit is set if all the bits of the bit field are zero.
- BFCLR** The *bit field clear* instruction tests the bit field exactly like **BFTST** and then clears all the bits of the bit field.
- BFSET** The *bit field set* instruction tests the bit field exactly like **BFTST** and then sets the bits of the bit field to 1.
- BFCHG** The *bit field test and change* instruction behaves exactly like a **BFTST** instruction, except that the bits of the bit field are all inverted after the test.
- BFFFO** The *find first one in bit field* instruction is the only instruction that actually performs a calculation on the bits of a bit field (although the bit field is not modified). The bit field at the specified address is read and scanned by the processor. The location of the first "one" bit in the bit field is then

loaded into the specified data register. We interpret the “first one” as the most significant bit of the bit field that is set to the value 1. The location of the first one, which is loaded into the destination register, is specified as the offset of the bit field itself plus the offset of the first one. The precise meanings of *offset* and *field width* are defined later. However, if the offset is 7, and the bit field is equal to 00000011011010, the **BFFFO** instruction will return the value $7 + 6 = 13$ in the specified data register (because the first one is 6 bits from the leftmost bit). If no 1 is found (i.e., the bit field was all zeros), the value returned is the offset plus the field width. A **BFFFO** instruction can be used in floating point arithmetic to locate the most significant bit of a mantissa without going through the slow process of shifting and testing. Equally, it can be used in bit-mapped data structures to scan past strings of zeros.

The assembler syntax of the 68020's bit field instructions is


BFCHG	<ea>{offset:width}	Bit field change
BFCLR	<ea>{offset:width}	Bit field clear
BFEXTS	<ea>{offset:width}, Dn	Bit field signed extract
BFEXTU	<ea>{offset:width}, Dn	Bit field unsigned extract
BFFFO	<ea>{offset:width}, Dn	Bit field find first one
BFINS	Dn, <ea>{offset:width}	Bit field insert
BFSET	<ea>{offset:width}	Bit field set
BFTST	<ea>{offset:width}	Bit field test

Bit field instructions take either three or four operands. For example, the bit field clear instruction has the syntax **BFCLR <ea>{offset:width}**, and the insert bit field instruction has the syntax **BFINS Dn, <ea>{offset:width}**. Because a bit field is a user-defined data structure that is not aligned on a byte boundary, three pieces of information are needed to define it: its *size* (i.e., its width), its *location* (i.e., a byte address and an offset from that position), and its *value*.

The *base address* of a bit field is specified in the conventional way by an effective address. For example, the instruction **BFCLR \$1000{4:12}** refers to a bit field at a base address \$1000. The *offset* (in this case, 4) is measured from field bit zero of the base address, and the *width* of the field is a positive integer in the range 1 to 32 that tells us how many bits there are in the field. Bit fields wider than 32 bits are not supported by the 68020. The instruction **BFCLR \$1000{4:12}** is interpreted as, “clear all the 12 bits of the bit field whose location is 4 bits from byte \$1000.” However, there is one rather confusing point that we must come to terms with—the way in which the bits of the bit field are numbered.

Figure 2.36 illustrates the relationship between base byte, base bit, field offset, and field width. The bytes are numbered consecutively, $0, 1, \dots, i-1, i, i+1, \dots, n$, and the individual bits of each byte are numbered 0 to 7, where 0 is the least significant bit. (This numbering is fundamental to the 68000 family.) The effective address in the instruction points to the base address of the bit field, which is, in Figure 2.36, byte i . The first bit (called the base bit) of the bit field is located q bits away from the base byte. Note that the bit field is located at q bits from the *most significant bit* of the base byte and not q bits from its least significant bit, as you might expect. The bit field itself extends from the base bit to the base bit plus the field width minus 1.

Figure 2.36
How a bit field
is located
in memory



Having stated the preceding, we need to look at Figure 2.36 a little more closely. Once again it is necessary to stress that the field offset q is measured from the most significant bit of the base byte. The bits of the actual bit field itself are numbered 0 to $w - 1$ in the same sense as the field offset (i.e., in the opposite direction to the numbering of the bits of individual bytes).


The effective address (i.e., the base byte) of each of the bit field instructions is specified in the normal way by any of the 68020's addressing modes (apart from those employing autoincrementing and autodecrementing). The offset may be specified by either a literal in the range 0 to 31 or by a data register that permits an offset in the range -2^{31} to $2^{31} - 1$. The bit field width may be specified by a literal in the range 1 to 31 (or 0, which specifies 32 bits) or by the contents of a data register modulo 32. Note again that a value of zero for the bit field width is interpreted as a width of 32.

Typical legal bit field instructions are

```
BFCLR  (A0) {5:7}
BFCLR  (A3, D2) {D6:12}
BFCLR  (d8, PC, A4) {30:D2}
BFCLR  $1234 {D5:D6}
```

When a bit field offset is specified by the contents of a data register, the range is -2^{31} to $2^{31} - 1$, which means that the offset can be on either side of the base byte (i.e., at a lower address or a higher address). What then is the purpose of bit field instructions? Bit field operations make it easy to operate on data structures that are not byte-oriented. Such structures are associated with graphics and, for example, with disk data structures. Without bit field operations it would be very tedious to manipulate arbitrary data structures using only byte operations and shifting. For example, consider the operation **BFCLR \$1000 {23:13}**. This clears the 13 bits of the specified bit field that lies 23 bits from bit 7 of the base byte \$1000, as illustrated in Figure 2.37.

Figure 2.37 Effect of a **BFCLR \$1000 {23:13}** instruction




A typical application of bit field instructions can be found in the realm of disk file systems. A disk is made up of a number of tracks, each of which is composed of a series of sectors. When a file is created, new sectors are allocated to it; when a file is deleted, its sectors are released. A simple way of keeping track of sectors is to create a bit map in the first sector of the first track. Suppose a sector contains 256 bytes (i.e., 2048 bits). Each of these bits is associated with a sector, as illustrated in Figure 2.38. If a sector is free, the corresponding bit in the bit map is set, and if it is allocated, the corresponding bit is clear.

Now suppose the operating system wishes to create a new file. It must read the bits of the bit map, one by one, until it finds a 1 bit. It then allocates the corresponding sector to the file, clears the bit to mark the sector as allocated, searches for the next unallocated sector, and so on, until the file has been created. Reading a bit map is not difficult in 68000 code. A byte at a time can be read and the 8 bits of the byte checked in sequence. The 68020's bit field instructions make the task much simpler.


It would be nice if we could turn the entire sector containing the free-sector bit map into a single 2048-bit-wide bit field and then use the instruction **BFFFO** (*find first one in*)

Figure 2.38
Free-sector bit
map of a disk



(*bit field*) to locate the first free sector. However, since the maximum bit field width is 32 bits, we must regard the free-sector bit map as a sequence of 64 bit fields each of length 32 (since $64 \times 32 = 2048$). Figure 2.39 describes the free-sector map in terms of bit fields. A fragment of code to search the sector map is provided below. Remember that the **BFFFO** instruction returns the location of the first 1 in the bit field, or the field width plus the offset if no 1 is found.

Figure 2.39
Using bit fields
to implement
a free-sector
bit map



```

FIELDS DS.L 64
*      Assume that the sector map is made up of 64 longwords
*      (this assumption means we can use 32-bit fields)
      LEA    FIELDS,A0          A0 points to sector map
      MOVE.W #63,D7            Up to 64 bit fields to search
LOOP   BFFFO  (A0){0:32},D1     Look for a free sector
      LEA    4(A0),A0          Increment pointer to next bit field
      CMP.B  #32,D1            IF D1 = 32 THEN no free sector found
      BNE    FOUND            IF D1 not 32 THEN free sector found
      DBRA   D7,LOOP           REPEAT UNTIL all 64 fields tested
      BRA    FULL              IF here THEN no free sector located
FOUND   LEA    -4(A0),A0        Wind back the pointer
      BFCLR  (A0){D1:1}        Clear bit to claim sector
      .
      .
FULL    deal with disk full

```

I showed the preceding program to John Hodson, who suggested that I rewrite it as follows, to make even better use of the **BFFFO** instruction:

```

CLR.L  D0                      Initial bit field offset = 0
LEA    FIELDS,A0              A0 points at sector bit map

```

(program continued)

	MOVE.W #64-1,D7	Up to 64 bit fields to test
LOOP	BFFFO (A0){D0:32},D0	Look for free sector, IF found Z = 0 and
*		bit field offset from (A0) is loaded
*		into D0, ELSE Z = 1 and bit field offset
*		plus 32 is loaded into D0.
	DBEQ D7,LOOP	Decrement counter until Z = 0 or all 64
*		fields searched without success.
	BEQ FULL	IF Z = 1, no 1's found and disk is full
	BFCLR (A0){D0:1}	ELSE claim sector. D0 = sector number

In John's version of the example, the `BFFFO (A0){D0:32},D0` instruction looks for the first 1 in the 32-bit-wide bit field that is offset by the contents of D0 from the base byte pointed at by A0. If a 1 is found, its total offset from the base byte is loaded into D0. If a 1 is not found, the initial offset plus the field width (i.e., 32) is loaded into D0. That is, D0 is the offset pointer that is incremented by 32 until either a 1 is found or until all sectors have been checked. Note also that the `BFFFO` instruction sets the Z-bit of the CCR if a 1 is not found in the bit field. We use this fact in the `DBEQ D7,LOOP` instruction to terminate the loop if a 1 is found.

Another example of the application of bit field instructions can be taken from the world of computer graphics. Consider the bit plane of Figure 2.40, which contains an image made up of individual pixels. A pixel is a picture element that may be on or off to create a dot or no-dot. In this example, a rectangular part of the bit plane is to be copied from one place to another. The image is 64 pixels (8 bytes) wide and a 15-bit field six lines deep is to be moved down by ten lines and to the right by three pixels. Assume that the address of the source image is in A0.


We can carry out the pixel translation by reading a line of the image using the `BFEXTU` instruction and then copying it to its destination with a `BFINS` instruction.

	MOVE.W #5,D0	Six lines to move
LOOP	BFEXTU (A0){4:15},D1	Copy a line of the image to D1
	BFINS D1,80(A0){7:15}	Copy it to its destination
	LEA 8(A0),A0	Update the pointer by 8 bytes (one line)
	DBRA D0,LOOP	Repeat until all lines moved

Figure 2.41 demonstrates how `BFEXTU (A0){4:15},D1` and `BFINS D1,80(A0){7:15}` copy a bit field from one place to another.

A Motorola application report by Bob Beims, AR219, provides an excellent example of the use of bit field instructions. Beims points out that high-level languages such as C often pack several small variables into a single word. For example, a 16-bit word can hold a 6-bit variable and two 5-bit variables. Packing variables saves memory space at the expense of the time taken to access the individual variables.

Since most microprocessors lack specific instructions to manipulate packed variables, packing and unpacking is rather cumbersome. Consider the following two routines that retrieve and store a packed variable. This variable is 3 bits wide and is packed into bits 7 to 9 of a 16-bit word. We could have used the terms *stored* or *loaded* instead of *packed*. For example, if the bit field is ABC, the packed word would look like XXXXXXABCXXXXXXX. We will first perform the packing and unpacking in 68000 code and then in 68020 code.

Figure 2.40 Use of bit field operations in bit-mapped graphics

* Read the packed variable from memory and store it in bits 0-2 of D0

*

LOAD MOVE.W #\$0380,D0 Load the mask word 0000001110000000

AND.W <ea>,D0 Packed word is masked to bits 7-9 in D0

LSR.W #7,D0 Justify D0 to get bits in least significant position

RTS

*

* The 3-bit variable to pack is initially in bits 0-2 of D0 and is to be packed
* in bits 7-9 of the specified memory location. The store operation must not
* modify any other bits of the packed word (i.e., bits 0-6 and 10-15)


*

STORE LSL.W #7,D0 Shift bit field to be stored to bits 7-9

MOVE.W #\$FC7F,D1 Load mask word 1111110001111111 in D1

(program continued)

Figure 2.41
Copying a bit
field from
one point
to another



```

AND.W  <ea>,D1      Get packed word in D1, clear bits 7-9
OR.W   D0,D1        Insert bit field from D0 in bits 7-9 of D1
MOVE.W D1,<ea>      Store packed word in memory
RTS

```

Because the action of the preceding code might not be immediately clear, consider an example in which the bit pattern 010 is packed into bits 7 to 9 of the word at the specified effective address and is to be unpacked and loaded into D0:

```

*                               [<ea>]=01010101010100 (initial packed string)
LOAD MOVE.W #$0380,D0 D0=0000001110000000 (mask bits = bits 7 to 9)
AND.W  <ea>,D0 D0=0000000100000000 (mask D0 to bits 7-9)
LSR.W  #7,D0 D0=0000000000000010 (right justify bit field)
RTS

```

In the next example, the bit field 110 in bits 0–2 of D0 are to be packed into bits 7–9 of the word at the specified effective address:

```

STORE LSL.W  #7,D0 D0=0000001110000000 (move variable to bits 7-9)
MOVE.W  #$FC7F,D1 D1=1111110001111111 (mask to clear bits 7-9)
AND.W  <ea>,D1 1010101010101010 (data before packing)
*      D1=1010100000101010 (clear bits 7-9)
OR.W   D0,D1 D1=1010101100101010 (insert bits 7-9 from D0)
MOVE.W D1,<ea> Store packed word in memory
RTS

```


There is nothing remarkable about the preceding fragments of code. They are simply rather long-winded. Now consider the use of the bit field instructions **BFEXTU** and **BFINS**. **BFEXTU** is a bit field extract unsigned instruction that extracts a bit field from the

specified effective address, zero extends the result to 32 bits and loads it into the destination data register. Its assembly language form is **BFEXTU** *<ea>*{*offset:width*}, *Dn*. We can therefore recode the preceding load (i.e., pack) operation as a single instruction:

```
BFEXTU <ea>{6,3},D0
```

Note that the field width is 3 bits and that the offset is 6 because bit field operations number bits from left to right, whereas the bits of a word are numbered from right to left (i.e., the bit field is 6 bits from bit 15 of the effective address). Figure 2.42 shows how the bits are numbered in this example.

Figure 2.42
Inserting a
bit field



Similarly, the **BFINS** instruction can be used to insert a bit field. Its assembly language form is **BFINS** *Dn*, *<ea>*{*offset:width*}, and it takes the bit field from the low-order bits of the specified data register and inserts them into the bit field at the effective address. In terms of the preceding example, we can recode the store operation as

```
BFINS D0,<ea>{6:3}
```

Beims provides a second example of bit field applications that combines both the power of the 68020's new addressing modes and its bit field operations in a single instruction. The reader who is unfamiliar with the 68020's indirect addressing modes should read the next section before working through this example. Beims constructs a system in which a set of records is stored in memory, and a pointer to the records is pushed onto the stack at an offset **FILEPTR** below the top of the stack. This situation might arise when a subroutine is called to process the records and the address of the records is passed on the stack. Figure 2.43 illustrates the data structure relevant to this example.

To access the required data, the longword on the stack at address **SP+FILEPTR** must first be read. This longword address is a pointer to the record structure, and the actual record can be found at some offset from the beginning of the records. Assume that we wish to access record 5, which is at offset **REC5**. Once record 5 has been located, it is necessary to extract an item within the record. Data register **D3.W** contains the offset of the required bit field. Data register **D4** contains the offset from the start of the bit array to the most significant bit of the longword pointed at by **D3**. In this case we assume that the bit field to be accessed is 24 bits wide.

The bit field can be accessed by the single instruction,

```
BFEXTU ([FILEPTR,SP],REC5,D3.W*4){D4:24},D0
```

We now look at the 68020's new addressing modes.

The 68020's New and Extended Addressing Modes

The 68000 has all the basic addressing modes you would expect to find on most 8- or 16-bit microprocessors (with the exception of the 6809's indirect addressing mode). However, the 68020 introduces powerful new addressing modes with several variations, making it very much more sophisticated than most other microprocessors. The 68020's new addressing modes are also implemented by the 68030 and the 68040. When we talk about the 68020's new addressing modes in this section, we also refer to the 68030 and the 68040.

You could say that the 68020 represents the high point of microprocessor development, in the sense that future developments will probably be in different directions. For example, it is unlikely that we will see new generations of microprocessors that are like the 68020 but with more and more increasingly complex addressing modes and instructions sets. Indeed, we might expect to see microprocessors that have streamlined and simplified addressing modes (e.g., like the RISC processors), microprocessors that have been designed to execute high-level languages directly, or microprocessors that incorporate system functions such as memory management and memory caches (e.g., like the 68030). The 68060 reverses the trend toward richer instruction sets and does not implement all the 68020's instructions.

Extended Addressing Modes Some of the 68000's addressing modes have been enhanced by the 68020, just as the 68000's operation set has been enhanced. These modifications or enhancements extend some 68000 addressing modes to include 32-bit offsets. For example, the 68000's register indirect with index and program counter indirect with index addressing modes express the effective address as $(d8, An, Xn)$ and $(d8, PC, Xn)$, respectively. The 68020 permits the constant offset to be d8, d16, or d32 (i.e., a byte, word or longword). Note that 68020 literature (and current 68000 literature) describes the syntax of one of the 68000's addressing modes slightly differently. The 68000 effective address $d8(An, Xn)$ is written in 68020 terminology as $(d8, An, Xn)$, although there is no difference in the way in which it is actually evaluated (i.e., $ea := d8 + [An] + [Xn]$). The 68020 supports several variants on this mode; for example, a 32-bit constant can be used to provide the constant when calculating an effective address $(d32, An)$.

Memory Indirect Addressing Although a glance at the 68020's instruction manual might lead you to believe that the 68020 has quite a few new addressing modes not found on the 68000, a purist could argue that there is really only one new addressing mode: *memory indirect addressing*, in which the effective address generated by an instruction points to a memory location that points to the actual operand to be accessed. The 68020 seems to have a lot of new addressing modes because memory indirect addressing is implemented with a large number of options. Memory indirect addressing has been included to make it easier to access arrays and similar data structures.

Consider simple memory indirect addressing (which the 68020 does not directly support—it is synthesized from the 68020's more complex general addressing modes by setting literals to zero). The effective address is written $[<address>]$ and is calculated by reading the contents of memory location $<address>$ and using the 32-bit value at that address to access the actual location of the operand. An instruction of the form `MOVE [$1234], D0` would have the effect,


$[D0] \leftarrow [M([M(1234)])]$

This expression can be better understood if it is split into two parts:

```
Temp_ea ← [M(1234)]  
[D0] ← [M(Temp_ea)]
```

Figure 2.44 illustrates memory indirect addressing. One advantage of this addressing mode is clear. It provides the same function as address register indirect, except that instead of having eight address registers, there is an *index register* for each longword of the processor’s memory space. By operating on the contents of the effective address in memory, we can skip about an array or similar data structure, just as we could by operating on the contents of an address register.

Figure 2.44
Example of
indirect
addressing



The 68020 provides two basic memory indirect addressing modes: memory indirect *postindexed* and memory indirect *preindexed*. 68020 literature also refers to two other memory indirect addressing modes: program counter memory indirect postindexed and program counter memory indirect preindexed. These are variations on memory indirect addressing in which the program counter is used to express a relative displacement, rather than an address register, which expresses an absolute displacement. The syntax of these new addressing modes is

Addressing Mode	Assembler Syntax
Memory indirect postindexed	([bd, An] , Xn , od)
Memory indirect preindexed	([bd, An, Xn] , od)
PC memory indirect postindexed	([bd, PC] , Xn , od)
PC memory indirect preindexed	([bd, PC, Xn] , od)

Here, the base displacement *bd* is a 16-bit or 32-bit constant, *Xn* is an address or data register (the contents of *Xn* may be scaled by multiplying them by 1, 2, 4, or 8

as shown later), and *od* is a second 16-bit or 32-bit literal. The full power of these new addressing modes is not immediately apparent. We shall indicate how these modes are used shortly. However, these addressing modes can be used in simpler forms by suppressing the displacements *bd* and *od* to zero, and by omitting *An* or *Xn*. When a constant is *suppressed*, it is omitted from the encoding of the instruction rather than simply setting it to zero. Suppressing a constant makes the assembled code more compact. The 68020's numerous indirect addressing modes provide the programmer (or compiler) with a series of options. For example, both the following two instructions are legal examples of memory indirect postindexed addressing:

```
MOVE D0, ([ $12345678, A0 ], D4, $FF000000)
```

and

```
MOVE D0, ([ A0 ])
```

Using the 68020's ability to suppress constants and registers in addressing modes, we can take the full effective address ([*d32*, *An*, *Rx*], *d32*) and create a large number of options by simply erasing any unnecessary components of the effective address. Following are some of the possible legal options (we use the term *legal* here, since some of the options are not sensible). The meaning of these addressing modes will become more clear when you have read the remainder of this section; at the moment we are simply interested in demonstrating the wide range of options available.

([<i>d32</i> , <i>An</i> , <i>Rx</i>], <i>d32</i>)	Full effective address
([<i>An</i> , <i>Rx</i>])	Rub out displacements
([<i>An</i>], <i>d32</i>)	Rub out inner displacement and Rx
([<i>Rx</i>])	Rub out inner and outer displacements and <i>An</i>
(<i>An</i> , <i>Rx</i>)	Rub out displacements and indirection
(<i>Rx</i>)	We can even have data register indirect!
[(<i>d32</i>)]	Strange but legal; offset from 0 = address of address
()	Even more strange but still legal; address zero
[()]	As () above but an indirect address

Before continuing we demonstrate one simple advantage of memory indirect addressing. A table of longword addresses, each of which corresponds to a subroutine entry point, is pointed at by A0. Suppose that the number in D0 indicates which subroutine is to be called. We can call the appropriate subroutine (in 68000 code) by the following action:

```
LSL.L    #2, D0          Multiply subroutine number in D0 by 4
MOVE.L   (A0, D0), A1    Get subroutine address in A1
JSR      (A1)            Call the subroutine
```


The contents of D0 have to be multiplied by 4 because subroutine addresses are one longword (4 bytes), whereas the subroutine identifier in D0 is a 1-byte value. By means of the 68020's indirect addressing modes we can write,

```
JSR      ([A0, D0*4])    Call the subroutine specified by D0.
                        that is, [PC] ← [M([A0] + 4 x [D0])]
```

In this example the contents of A0 are added to the contents of D0 multiplied by 4. The resulting effective address is used to access the table. The longword at this address is

read and loaded into the program counter to call the subroutine. The 68020's memory indirect addressing mode has allowed us to replace three 68000 instructions by a single 68020 instruction. Moreover, scaling does not modify the contents of the register scaled (see Figure 2.45).

Figure 2.45 Accessing a jump table



Three constants or literals are employed by the 68020's new memory indirect addressing modes and are written *bd*, *od*, and *sc* in 68020 literature. The base displacement *bd* corresponds approximately to the 68000's d8 and d16 offsets, except that *bd* is either a 16-bit or a 32-bit literal. The base displacement is added to an address register to give a location in memory that is read to provide a pointer to the location to be read.

The outer displacement *od* is a 16-bit or 32-bit literal and has no 68000 equivalent. The constant *od* is added to the value read from memory to give the address of the operand. The *scale factor* *sc* is a constant whose value is 1, 2, 4, or 8 and is used to scale the contents of an index register. The scale factor has no explicit 68000 equivalent, although it is used implicitly in certain operations.

Consider the operation `MOVE.W (A0)+, D0`. The contents of address register $A0$ are incremented by 2 after $A0$ has been used as an index register. Had the instruction been `MOVE.L (A0)+, D0`, $A0$ would have been incremented by 4. In other words, the contents of an autoincremented address register are incremented by 1 scaled by 1, 2, or 4.

The need for a scale factor is related to the 68020's ability to support byte, word, and longword operands. Clearly, successive bytes differ by one location, successive words differ by two locations, successive longwords differ by four locations, and successive quadwords differ by eight locations, because the 68000 family's memory is byte addressed, irrespective of the type of data being accessed. Suppose that $A0$ points to an array of elements, Y , and $D0$ contains an index, i . The address of the i th element is given by $[A0] + [D0] * sc$, where *sc* is 1, 2, 4, or 8 for byte, word, longword, or quadword

(i.e., 64-bit) data elements. Unfortunately, since the 68000 has no automatic mechanism for scaling (apart from autoincrementing and autodecrementing), the 68000 programmer must carry out the calculation. For example, in 68000 code we would write,


```
LSL.L #s,D0          Scale ith element (s = 0,1,2 for sc = 1,2,4)
LEA  (A0,D0.L),A0    Calculate address of ith element
```

The 68020 provides explicit scaling in conjunction with memory indirect addressing. The index register, Xn , can be an address or data register and is written $Xn*sc$ in assembler form. Typical effective addresses might be written,

```
MOVE D0, ([A0,D4*1])    Scale factor = 1
MOVE D0, ([A0,D4*4])    Scale factor = 4
```

Figure 2.46 demonstrates how the scale factor relates to the size of data objects. Of course, the built-in scale factors of the 68020 cannot be used with data objects of arbitrary size.


Figure 2.46 Scale factor (only factors of 1,2, and 4 illustrated)



The effect of the base displacement is best illustrated by means of an example. Suppose we have a list of students, and each student has a record consisting of six elements. Each of the elements corresponds to the student's results in that subject (see Figure 2.47).

There are many ways of organizing the data structure of figure 2.47. One is to choose a seven-element structure consisting of the student's name, followed by the six results. An alternative is to create a list of pointers, one per student, where each pointer points to the appropriate student's results. This example takes the latter approach and demonstrates how the three constants, bd , sc , and od are related.

Register A0 in Figure 2.47 points to the base of a region of memory devoted to the students' records. This region may include other items of related data. The base displacement bd is the offset to the start of the list of students with respect to the start of the region of data—that is, the first student's entry is at address $[A0] + bd$, where the value of bd is given by PTR. Of course, if A0 had been loaded with the address of the first student's entry, the base displacement could have been set to zero and the addressing mode simplified by omitting bd .

Figure 2.47 Example of memory-indirect addressing with preindexing

The index of the student selected is in data register D0. Since each entry in the table of pointers is a longword, we have to scale the contents of D0 by 4. The effective address of the pointer to the selected student's record is therefore $[A0] + \text{base displacement} + 4 * [D0]$. The 68020 reads this pointer, which points to the start of the student's record. Suppose we want to know how the student performed in computer science, which is the fourth out of the six results. We need to access the fourth item in the table (i.e., item 3, because the first item is numbered zero). The outer displacement provides us with a facility to do this. When the processor reads the pointer from memory, it adds the outer displacement to it to calculate the actual effective address of the desired operand. If

this example were to be coded for the 68000, the assembly form might look like the following:

```

PTR    EQU    <pointer to record offset>
LSL.L  #2,D0           Multiply the student index by 4
LEA     (PTR,A0,D0.L),A1  Calculate address of pointer to record
MOVEA.L (A1),A1         Read the actual pointer
ADDA.L  #3,A1           Calculate address of CS result
MOVE.B  (A1),D1         Read the result

```

The same calculation can be carried out by the 68020 using memory indirect addressing with preindexing, as follows:

```
MOVE.B ([PTR,A0,D0.L*4],3),D1
```

Before looking at another example of the 68020's two memory indirect addressing modes, it is worthwhile to look at how they differ. Figure 2.48 illustrates the effects of postindexing and preindexing.

Example of Memory Indirect Addressing It is not easy to provide both simple and realistic applications of memory indirect addressing, because many examples of memory indirect addressing involve complex high-level language data structures and thus are inappropriate in this text. The following example demonstrates how memory indirect addressing can be used even by the assembly language programmer—it introduces two concepts we have not yet encountered. These are the **TRAPcc** instruction and the exception stack frame. In brief, a **TRAPcc** instruction causes a “Trap” or call to the operating system to take place if condition *cc* is true. For example, **TRAPCS** calls the operating system if the carry bit in the CCR is set. A **TRAPcc** instruction has three formats, one with no extension, one with an extension word (**TRAPcc.W**), and one with two extension words (**TRAPcc.L**). These extensions are literal values and are parameters that can be read by the operating system.

When a **TRAPcc** instruction is encountered, and the specified condition *cc* is true, a call to the operating system (i.e., the **TRAPcc** handler) is made, and certain information saved on the stack pointed at by the stack pointer, A7. Figure 2.49 illustrates the state of the system immediately after a **TRAPCS.W #d16** instruction has been executed and the trap taken. You do not have to understand the details of exception handlers, and all that you need know for the purpose of this example is that the stack frame pointed at by A7 contains the address of the instruction that caused the exception (i.e., the address of the **TRAPCS.W #d16**) at location **[A7] + 8**.

Suppose the **TRAPcc** handler needs to examine the literal following the **TRAPcc**. This literal is stored at address $N + 2$ in Figure 2.49. We can use memory indirect addressing to access this literal via the stack pointer, A7. That is,

```
MOVE.W ([8,A7],2),D0.
```

8 is added to the contents of the stack pointer to get the address of the “address of the **TRAPcc** exception.” The contents of this location (i.e., **[A7] + 8**) are read to give the address of the **TRAPcc**. The outer displacement, 2, is added to this value to give the address of the literal following the **TRAPCS.W**. This literal is then loaded into D0. As we have seen, this entire sequence is carried out by a single 68020 instruction. By the way, we assumed that the trap had been called by a **TRAPcc** instruction with a word

Figure 2.48
68020's two
basic modes of
memory indirect
addressing





Figure 2.49 Effect of executing a `TRAPCS.W #data` instruction

extension. If we did not know this, the exception handler would have to have examined the bit pattern of the `TRAPCC` instruction in order to determine the length of the operand following it.

2.9

SPEED AND PERFORMANCE OF MICROPROCESSORS

Before we leave the architectures of the 68000 and the 68020, we comment on their relative performance. Any engineer choosing a microprocessor for a given project should select the most appropriate device. We do not have the time and space to present a full discussion of the relative merits of microprocessors here. We will just concentrate on *speed*. You might think that there was some simple metric whereby you can compare the speed of one microprocessor with another. No such metric exists, and the comparison of microprocessors is a sensitive and often acrimonious area (especially when competing devices are compared). There are many reasons why it is so difficult to compare the speed of two microprocessors. Some of these reasons are as follows:

1. **Clock speed.** Do you compare two chips at equal clock speeds, or are they compared at the top speed specified by their manufacturers? Sometimes it is unfair to use the same speed in comparisons because the clock is used to trigger

internal operations, and a microprocessor may have an apparently high clock rate simply because more internal operations may have to be triggered.

2. **Meaningless MIPs.** A classic metric for computers is the MIP (million instructions per second). While a processor with a high MIPs rating might seem faster than another, the MIP tells us only how fast instructions are executed. It tells us nothing about what the instructions actually do. A microprocessor with a low MIPs rating might be more powerful than one with a high MIPs rating. An example at the end of this section demonstrates the truth of this point.
3. **The memory system.** In today's high performance systems with microprocessors operating at 100 MHz and above, it is often necessary to slow the processor down by inserting *wait states* whenever it accesses external memory. Therefore, the effect of memory access time should be taken into account when discussing processor speeds. It would be wrong to quote a microprocessor as having some high figure of merit if that figure could not be attained using conventional memory.
4. **Optimum use of registers.** If two processors are compared, one with many registers and one with few registers, misleading results might be obtained if both sets of registers are used in the same way; that is, care must be taken to use the registers of the register-rich processor in an optimal fashion if its power is to be realized.
5. **Special addressing modes.** Some microprocessors have special addressing modes that can be used to write highly compact and fast code—under certain circumstances. For example, the 68000 can use 16-bit absolute addresses (rather than 32-bit addresses) to access data within the first and last 32 Kbytes of its address space. It is dangerous to compare the code of two processors when one is running in its general or unrestricted mode, and the other is using these special addressing modes (which may be effective only with programs below a certain size).
6. **Irrelevant benchmarks.** Some benchmarks are misleading because they test irrelevant features of the processor. For example, a benchmark that includes a large amount of input/output activity might tell very little about the performance of the processor (but a lot about the rest of the system).
7. **Use of cache.** Microprocessors like the 68020 have on-chip instruction caches, and the 68030 has an on-chip data cache as well as an instruction cache. These caches can have a profound effect on the result of benchmarks. Since the cache speeds up the processor by reducing the memory–CPU traffic, the nature of the benchmark becomes critical. For example, a tight loop that permits almost all the instructions and data to reside on the on-chip cache might run twice as fast as code that does not permit the use of the cache (i.e., in-line code with no loops). The use of an internal cache negates the effect of wait states in external memory (i.e., accessing information from the bus incurs wait states, whereas accessing it from the cache does not).
8. **The effect of pipelines in the processor.** Modern advanced microprocessors (especially RISC types) have several internal units that act on data in parallel.

For example, one instruction can be executed at the same time the effective address of another instruction is calculated. The type of instructions in the pipeline and the nature of their effective addresses affect the performance of the processor. For example, the performance of some heavily pipelined processors is reduced by branch instructions, since a branch can negate some of the work done by the pipeline. If the instruction following a branch is loaded into the pipeline, it must be discarded if the branch is taken, as it is no longer the next instruction in sequence.

For all these reasons, any published benchmarks have to be carefully interpreted. In one case, manufacturer A demonstrated that its processor was 1.5 times as fast as manufacturer B's processor. Manufacturer B rewrote the benchmarks and demonstrated that the reverse was true—chip B was 1.5 times faster than chip A. Such stories demonstrate that unless one processor is very much faster than another, it is very difficult to compare two processors.

An interesting example from Motorola report BRE 322/DD illustrates the minefield of the benchmark by comparing the 68000 and the 68020. We will implement the high-level language construct `IF COUNT[CLASS[i]] <> 0 THEN...`, first using identical code on both the 68000 and the 68020 and then using 68020 code. Note that `D1 = i`, `D3 = temporary value`, `A2 = temporary pointer`, `A5 = base pointer`, `CLASS = $1C26`, and `COUNT = $1C40`. The code that runs on both the 68000 and 68020 occupies 13 words of assembly language.

Although the same 13 words of code run on both the 68000 and the 68020, these processors behave differently in terms of the number of clock cycles and bus cycles they execute. The following data gives the clock cycles required to execute each instruction and the bus cycles used to access external memory for both the 68000 and the 68020. Note that the 68020 requires both fewer clock cycles and bus cycles (the latter because it is assumed that the 68020's code is in cache, and it does not have to read instructions from external store).

68000 Version		68020 Version		Code
Clock Cycles	Bus Cycles	Clock Cycles	Bus Cycles	
4	1	2	0	MOVE.W D1, D3
8	1	4	0	LSL.W #1, D3
12	2	6	0	LEA 0(A5, D3.W), A2
12	3	7	1	MOVE.W CLASS(A2), D3
8	1	4	0	LSL.W #1, D3
12	2	6	0	LEA 0(A5, D3.W), A2
12	3	7	1	TST.W COUNT(A2)
11	2	6	0	BEQ ELSE
79	15	42	2	

We can write code to perform the same action using some of the 68020's special features. In this case the size of the code is eight words:

Clock Cycles	Bus Cycles	Code
9	1	MOVE.W (CLASS, A5, D1.W*2), D3
9	1	TST.W (COUNT, A5, D3.W*2)
6	0	BEQ ELSE
24	2	

Using the preceding data for each of the three cases, we can now calculate the time taken to execute the constructs and the corresponding MIPS, as follows:

68000		68020 (using 68000 code)		68020 (with 68020 code)	
Time	MIPS	Time	MIPS	Time	MIPS
6.32 μ s	1.27	2.52 μ s	3.17	1.44 μ s	2.08

In this example, the 68020, using its powerful addressing modes, executes code over 400 percent faster. The 68020, using its new addressing modes, executes code almost twice as fast as a 68020 running 68000 code, while running at a lower number of MIPS. In other words, it's not how fast you run code that matters—it's what you do with it.

2.10

STRUCTURED PROGRAMMING AND PSEUDOCODE (PDL)

Structured programming offers a semiformal method of writing programs and avoids the ad hoc methods of program design in widespread use before the late 1960s. The purpose of structured programming is threefold: It improves programmer productivity, it makes the resulting programs easier to read, and it yields more reliable programs. Essentially, structured programming techniques start from the axiom that all programs can be constructed from three fundamental components: the sequence, a generalized looping mechanism, and a decision mechanism. The rise of structured programming is largely attributed to the overenthusiastic use of the `GOTO` (i.e., `JMP`) by programmers in the 1960s. A program with many `GOTOS` provides a messy flow of control, making it very difficult to understand or debug.

The *sequence* consists of a linear list of actions that are executed in order, one by one. If the sequence is P1, P2, P3, then P1 is executed first, P2 second, and P3 last. The actions represented by P1, etc., can be single operations or processes. The *process* is the module that has only one entry point and one exit point. Indeed, it is this very *process* that is expanded into subtasks during top-down design.

The looping mechanism permits a sequence to be carried out a number of times. In many high-level languages, the looping mechanism takes the form `DO WHILE` or `REPEAT UNTIL`. The decision mechanism, which often surfaces as the `IF THEN ELSE` construct, allows one of two courses of action to be chosen, depending on the value of a test variable. By combining these three elements, any program can be constructed without using the `GOTO` statement.

The pendulum has swung back a little, and a few now consider it unwise to totally banish `GOTO`. Sometimes, in little doses, it can be used to good effect to produce a more elegant program than would otherwise result from sticking rigidly to the philosophy of structured programming.

Because of the importance of the decision and loop mechanisms in structured programming, we examine their form in high-level language and show how they can be implemented in assembly language.

The Conditional Structure

The ability of a computer to make decisions is called *conditional behavior*. Consider L and S , where L is a logical expression yielding a single logical value that may be true or false, and S is a statement that causes some action to be carried out. In what follows, the term *conditional behavior* is called *control action*, the most primitive form of which is expressed as

IF L THEN S


The logical expression L is evaluated and, if true, S is carried out. If L is false, S is not carried out, and the next action following this control action is executed. For example, consider the expression **IF INPUT_1 > INPUT_2 THEN OUTPUT = 4**. If, say, **INPUT_1 = 5** and **INPUT_2 = 3**, the logical expression is true, and **OUTPUT** is made equal to 4.

A more useful form of the preceding control action is expressed as

IF L THEN $S1$ ELSE $S2$

Here $S1$ and $S2$ are alternative statements. If L is true, then $S1$ is carried out; otherwise $S2$ is carried out. There are no circumstances where neither $S1$ nor $S2$, or both $S1$ and $S2$, may be carried out. Figure 2.50 illustrates the construct in diagrammatic form. For example, consider the expression **IF INPUT_1 > INPUT_2 THEN OUTPUT = 4 ELSE OUTPUT = 7**. In this case, if **INPUT_1** is greater than **INPUT_2**, **OUTPUT** is made equal to 4. Otherwise it is made equal to 7.

Figure 2.50
IF L THEN $S1$
ELSE $S2$
construct



The **IF L THEN S1 ELSE S2** control action can be extended to a more general form in which one of a number of possible statements, S_1, S_2, \dots, S_n , is executed. As the logical expression L yields only a two-valued result, an expression generating an integer value must be used to effect the choice between S_1, S_2, \dots , and S_n . The multiple-choice control action is called a **CASE** statement in Pascal and a **SELECT** statement in some versions of BASIC. In the next chapter we will meet it as the **switch** statement in C. Here we use the term **CASE** statement, which is written as follows:

```

CASE I OF
I1:   S1
I2:   S2
.     .
.     .
In:   Sn
END


```

The integer expression I is evaluated and if it is equal to I_i , statement S_i is executed. All statements S_j , where $j \neq i$, are ignored. Note that if I does not yield a value in the range I_1 to I_n , an error may be flagged by the operating system. In some high-level languages, an *exception* is raised that provides an alternative course of action. Figure 2.51 illustrates the **CASE** statement.

In addition to the **IF** and **CASE** statements, all high-level languages include a looping mechanism that permits the repeated execution of a statement S . There are four basic variants of the looping mechanism.

1. **DO S FOREVER**. Here statement S is repeated forever. Because forever is an awfully long time, S must contain some way of abandoning or exiting the loop. Typically, an **IF L THEN EXIT** mechanism can be used to leave the loop. Here, “**EXIT**” is a label that identifies a statement outside the loop. Strictly speaking, the **IF THEN EXIT** conditional behavior does not conform to the philosophy of structured programming. However, life without it can be very difficult.

Figure 2.51
CASE construct



2. **FOR I := N1 TO N2 DO S.** In this case, the control variable *I* is given the successive integer values $N1, N1 + 1, \dots, N2$, and statement *S* is executed once for each of the $N2 - N1 + 1$ values of *I*. This is the most conventional form of looping mechanism and is found in most high-level languages. Some programmers avoid this construct, as it leads to apparent ambiguity if $N1 = N2$ or if $N1 > N2$. In practice, high-level languages define exactly what does happen when $N1 > N2$, but they do not all do the same thing.
3. **WHILE L DO S.** Whenever a **WHILE** construct is executed, the logical expression *L* is first evaluated, and if it yields a true value, the statement *S* is carried out. Then the **WHILE** construct is repeated. If, however, *L* is false, statement *S* is not carried out, and the **WHILE** construct is not repeated. Figure 2.52 illustrates the action of a **WHILE** construct.
4. **REPEAT S UNTIL L.** The statement *S* is first carried out, then the logical expression *L* is evaluated. If *L* is true, the next statement following **REPEAT . . . UNTIL L** is carried out. If *L* is false, statement *S* is repeated. The difference between the control actions of **REPEAT . . . UNTIL** and **WHILE . . . DO** is that the former causes *S* to be executed at least once and continues until *L* is true, whereas the latter tests *L* first and then executes *S* only if *L* is true. In other words, **REPEAT . . . UNTIL** tests the logical expression *after* executing *S*, whereas **WHILE . . . DO** tests the logical expression *before* executing *S*. Furthermore, **REPEAT . . . UNTIL** terminates when *L* is true, but **WHILE . . . DO** terminates when *L* is false. Figure 2.53 illustrates the **REPEAT UNTIL** statement.

Figure 2.52
WHILE construct





Figure 2.53
REPEAT UNTIL
construct



Implementing Conditional Expressions in Assembly Language

All the preceding high-level constructs can readily be translated into assembly language form. In the examples below, the logical value to be tested is in register D0 and is either 1 (true) or 0 (false). The action to be carried out is represented simply by *S* and consists of any sequence of actions.

```
*          IF L THEN S
*
          TST.B  D0          Test the lower order byte of D0
          BEQ    EXIT        If zero then exit, else continue
          S          Action S
EXIT
*****
*          IF L THEN S1 ELSE S2
*
          TST.B  D0          Test the lower order byte of D0
          BEQ    ELSE        If zero then S2 (ELSE part)
          S1      If not zero then S1 (THEN part)
          BRA    EXIT        Skip past ELSE part
ELSE      S2          Action S2 (ELSE part)
          .
          .
          .
EXIT
*****
*          FOR I = N1 TO N2
*
          MOVE.B #N1,D0      D0 is the loop counter
NEXT      S          Action S (body of loop)
          ADDQ.B #1,D0        Increment loop counter
          CMP.B  #N2+1,D0     Test for end of loop
          BNE    NEXT        Repeat until counter = N2 + 1
EXIT
*****
*          WHILE L DO S
*
REPEAT    TST.B  D0          Test the lower order byte of D0
          BEQ    EXIT        If zero then quit loop
          S          Body of loop (Action S)
          BRA    REPEAT      Repeat
EXIT
*****
*          REPEAT S UNTIL L
*
NEXT      S          Body of loop (Action S)
          TST.B  D0          Test the lower order byte of D0
          BEQ    NEXT        Repeat until true
EXIT
*****
*          FOR I = N DOWNT0 -1 (Using the DBRA instruction)
*
          MOVE.W #N,D1        D1 is the loop counter
NEXT      S          Action S (body of loop)
          DBRA   D1,NEXT      Decrement D1 and loop if not -1
```

**Program
Development
Language**

One of the reasons for the unpopularity of assembly language is the difficulty of writing, debugging, documenting, and maintaining such programs. The productivity of a programmer writing in Pascal or C is almost certainly far greater than that of one writing in assembly language. A tool employed by some assembly language programmers is called *pseudocode* or a *program development language* (PDL). A PDL offers a way of writing assembly language programs using both top-down design techniques and structured constructs. Unlike real high-level languages, the PDL is a personalized pseudo-HLL. That is, the programmers may design their own PDLs; the conventions adopted by one programmer may not be those adopted by another, but any given PDL must be self-consistent.

Characteristics of a PDL A PDL is a convenient method of writing an algorithm before it is coded into assembly language form; for example, a flowchart could be considered to be one type of PDL. Clearly, it is easier to code a program in PDL form than to try to code a problem in assembly language without going through any intermediate steps. The features of a PDL are as follows:

1. A PDL represents a practical compromise between a high-level language and an assembly language. It lacks the complexity of the former and the obscurity of the latter.
2. The purpose of a PDL is to facilitate the production of reliable code in circumstances where a high-level language is not available or not appropriate.
3. A PDL shares some of the features of HLLs but rejects their overall complexity; for example, a PDL supports good programming techniques, including top-down design, modularity, and structured programming. Similarly, a PDL may support primitive data structures.
4. A PDL provides a shorthand notation for the description of algorithms and allows the use of plain English words to substitute for entire expressions. This feature gives a PDL strong top-down design facilities.
5. A PDL is extensible. The syntax of a PDL can be extended to deal with the task to which it is applied.

Using a PDL The best way to introduce a PDL is by means of an example. Consider a 68000-based system with a software module that is employed by both input and output routines and whose function is to buffer data. When called by the input routine, a character is added to the buffer, and when called by the output routine a character is removed from it. The operational parameters of the subroutine are as follows:

1. Register D0 is to be used for character input and output. The character is an 8-bit value and occupies the lowest-order byte of D0.
2. Register D1 contains the code 0, 1, or 2 on entering the subroutine. Code 0 is interpreted as, "Clear the buffer and reset all pointers." Code 1 is interpreted as, "Place the character in D0 into the buffer." Code 2 is interpreted as, "Remove a character from the buffer and place it in D0." It can be assumed that a higher-level module ensures that only one of 0, 1, or 2 is passed to the module.
3. The first entry's location in the buffer is \$010000, and the buffer size is 1024 bytes. Pointers and scratch storage may be placed after the end of the buffer.

4. If the buffer is full, the addition of a new character overwrites the oldest character in the buffer. In this case, bit 31 of D0 is set to indicate overflow and cleared otherwise.
5. If the buffer is empty, the subtraction of a new character results in the contents of the lower byte of D0 being set to zero and its most significant bit set as in item 4 of this list.
6. Apart from D0, no other registers are modified by a call to this subroutine.

Figure 2.54 shows the memory map corresponding to this problem. The map can be drawn at an early stage, as it is relatively straightforward. Obviously, a region of 1024 bytes (\$400) must be reserved for the buffer together with at least two 32-bit pointers. **IN_POINTER** points to the location of the next free position into which a new character is to be placed and **OUT_POINTER** points to the location of the next character to be removed from the buffer. The logical arrangement of the circular buffer at the right-hand side of Figure 2.54 provides the programmer with a better mental image of how the process is to operate.


The first level of abstraction in PDL is to determine the overall action the module is to perform. This can be written as

```

Module:  Circular_buffer
    Save working registers
    Select one of:
        Initialize system
        Input a character
        Output a character
    Restore working registers
End Circular_buffer

```

Figure 2.54
Circular buffer



This PDL description is written in almost plain English; any programmer should be able to follow another programmer's PDL. No indication of how any action is to be carried out is provided, and the only control structure is the selection of one of three possible functions. The next step is to elaborate on some of these actions:

```
Module: Circular_buffer
    Save working registers
    IF [D1] = 0 THEN Initialize END_IF
    IF [D1] = 1 THEN Input_character END_IF
    IF [D1] = 2 THEN Output_character END_IF
    Restore working registers
End Circular_buffer

Initialize
    Count := 0
    In_pointer := Start
    Out_pointer := Start
End Initialize

Input_character
    Store new character
    Deal with any overflow
End Input_character

Output_character
    IF buffer NOT empty THEN Get character from buffer
    ELSE Set error flag, return null character
    END_IF
End Output_character
```

At this point, the PDL is getting fairly detailed. Both the module selection and the initialization routines are complete. We still have to work on the input and output routines because of the difficulty in dealing with overflow and underflow in a circular buffer.

Looking at the circular buffer of Figure 2.54, it seems reasonable to determine the state of the buffer by means of a variable, `COUNT`, that indicates the number of characters in the buffer. If `COUNT` is greater than zero and less than its maximum value, a character can be added or removed without any complexity. If `COUNT` is zero, the buffer is empty, and we can add a character but not remove one. If `COUNT` is equal to its maximum value, and therefore the buffer is full, each new character must overwrite the oldest character as specified by the program requirements. This last step is tricky because the next character to be output (the oldest character in the buffer) is overwritten by the latest character. Therefore, the next character to be output will now be the oldest surviving character, and the pointer to the output must be moved to reflect this.

We don't have to rewrite the entire module in PDL, as the first two sections have been resolved in enough detail to allow coding into assembly language. The input and output routines from which assembly language coding begin are as follows:

Input_character

```

Store new character at In_pointer
In_pointer := In_pointer + 1
IF In_pointer > End THEN In_pointer := Start END_IF
IF Count < Max THEN Count := Count + 1
    ELSE
    BEGIN
    Set overflow flag
    Out_pointer := Out_pointer + 1
    IF Out_pointer > End THEN Out_pointer := Start
    END_IF
    END

```

END_IF

End Input_character

Output_character

```

IF Count = 0 THEN return null and set underflow flag
ELSE
BEGIN
Count := Count - 1
Get character pointed at by Out_pointer
Out_pointer := Out_pointer + 1
IF Out_pointer > End THEN Out_pointer := Start END_IF
END

```

END_IF

End Output_character

The program design language has now done its job and the routines can be translated into the appropriate assembly language as follows:

CIRC	EQU	*	This module implements a circular buffer
	MOVEM.L	A0-A1/D1, -(SP)	Save working registers (we reuse D1)
	BCLR.L	#31, D1	Clear bit 31 of D1 (no error)
	CMPI.B	#0, D1	Test for initialize request
	BNE.S	CIRC1	IF not 0 THEN next test
	BSR.S	INITIAL	IF 0 THEN perform initialize
	BRA.S	CIRC3	and exit
CIRC1	CMPI.B	#1, D1	Test for input request
	BNE.S	CIRC2	IF not input THEN must be output
	BSR.S	INPUT	IF 1 THEN INPUT
	BRA.S	CIRC3	and exit
CIRC2	BSR.S	OUTPUT	By default OUTPUT
CIRC3	MOVEM.L	(SP)+, A0-A1/D1	Restore working registers
	RTS		End CIRCULAR
*			
INITIAL	EQU	*	This module sets up the circular buffer
	CLR.W	COUNT	Initialize pointers
	MOVE.L	#START, IN_POINTER	Set up In_pointer
	MOVE.L	#START, OUT_POINTER	Set up Out_pointer
	RTS		
*			

INPUT	EQU	*	This module stores a character in the buffer
	MOVEA.L	IN_POINTER,A0	Get pointer to input
	MOVE.B	D0,(A0)+	Store character in buffer, update pointer
	CMPA.L	#END+1,A0	Test for wrap-around
	BNE.S	INPUT1	IF not end THEN skip reposition
	MOVEA.L	#START,A0	Reposition input pointer
INPUT1	MOVE.L	A0,IN_POINTER	Save updated pointer
	CMPI.W	#MAX,COUNT	Is buffer full?
	BEQ.S	INPUT2	IF full THEN deal with overflow
	ADDQ.W	#1,COUNT	ELSE increment character count
	RTS		and return
INPUT2	BSET.L	#31,D0	Set overflow flag
	MOVEA.L	OUT_POINTER,A0	Get output pointer
	LEA	1(A0),A0	Increment Out_pointer
	CMPA.L	#END+1,A0	Test for wrap-around
	BNE.S	INPUT3	IF not wrap-around THEN skip fix
	MOVEA.L	#START,A0	ELSE wrap-around Out_pointer
INPUT3	MOVE.L	A0,OUT_POINTER	Update Out_pointer in memory
	RTS		and return
*			
OUTPUT	TST.W	COUNT	Examine state of buffer
	BNE.S	OUTPUT1	IF buffer not empty output character
	CLR.B	D0	ELSE return null output
	BSET.L	#31,D0	set underflow flag
	RTS		and exit
OUTPUT1	SUBQ.W	#1,COUNT	Decrement COUNT for removal
	MOVEA.L	OUT_POINTER,A0	Point to next character to be output
	MOVE.B	(A0)+,D0	Get character and update pointer
	CMPA.L	#END+1,A0	Test for wrap-around
	BNE.S	OUTPUT2	IF not wrap-around THEN exit
	MOVEA.L	#START,A0	ELSE wrap-around Out_pointer
OUTPUT2	MOVE.L	A0,OUT_POINTER	Restore Out_pointer in memory
	RTS		



SUMMARY

In this chapter, we have introduced the 68000's internal architecture, instruction set, and addressing modes. Although the 68000 has some powerful new instructions such as the `DBcc`, its real power lies in its multiple-length data operations (byte, word, and longword), its large and regular array of data and address registers, and its wealth of addressing modes. The addressing modes of the 68000 make it very easy to write position-independent code and to handle the complex data structures associated with today's high-level languages.

We have also looked at the 68020's architectural highlights: its new instructions and its powerful new indirect addressing modes.

Although we have provided only an overview of the 68000's assembly language, the reader should now be in a position to follow the assembly language monitor that we develop in Chapter 11.



PROBLEMS

1. For the following memory map, evaluate the following expressions, where $[N]$ means the contents of memory location N . The purpose of this problem is to illustrate the calculation and the meaning of effective addresses. Assume that all addresses are decimal. For example, $[3] = 4$.

00	12
01	17
02	7
03	4
04	8
05	4
06	4
07	6
08	0
09	5
10	12
11	7
12	6
13	3
14	2

- a. $[M(0)]$
 - b. $[M([M(7)])]$
 - c. $[M([M([M(0)])])]$
 - d. $[M(3 + 4)]$
 - e. $[M([M(9)] + 4)]$
 - f. $[M([M(9)] + [M(2)])]$
 - g. $[M(2)] * [M(3)]$
 - h. $[M(0)] * 3 + [M(1)] * 4$
 - i. $[M([M(5)] + [M(13)] + 2 * [M(14)])]$
2. What is the difference between an *executable instruction* and an *assembler directive*?
3. Define the following terms:

- | | |
|----------------|--------------------|
| a. Assembler | b. Native language |
| c. Source code | d. Object code |
| e. List file | |

4. Explain how the following assembler directives are used:

```
EQU
ORG
DC
DS
```

5. One of the following expressions is correct and one incorrect. Which is incorrect and why?

```
DC.B 1,2,3
DS.B 1,2,3
```

6. Draw a memory map to illustrate the following code:

```
          ORG      $1000
          DS.B      4
Mon       DC.W      12
Tue       DS.L      2
Wed       DC.B      1,2,3,4
Thu       DC.B      'A'
```

7. What, if any, are the errors in the following code?

```
          ORG      #1000
X         EQU      5
Y         EQU      $12
          DS.L      12
One       DS.B      1
Two       DC.B      X*Y
Three     DS.B      One+Two
Four      DC.L      Three*Five
Five      DC.B      X+Y
One       DS.B      6
```

8. What would the following code store at address \$1018?

```
          ORG      $1000
P         EQU      5
Q         DS.L      6
One       DC.W      P+Q
```

9. What is the difference between the *program* counter and the *location* counter?

10. Are the two following fragments of code equivalent?

<pre>ORG \$1000 MOVE.B #2,D0 MOVE.B D0,Temp</pre>	<pre>ORG \$1000 Temp DC.B 2</pre>
--	--

11. Draw a memory map to illustrate the effect of the following sequence of 68000 assembly language directives:

```
ORG      $600
DS.L      2
DC.L      2
```

```

                DC.B  '1234'
Time           DC.B  6
Top            DS.B  6
BSc1           EQU   2
IT1            EQU   3
SE1            DS.B  IT1+BSc1

```

12. What is wrong with each of the following 68000 assembly language operations?

```

a. MOVE Temp, #4      b. ADD.B  #1, A3
c. CMP.L D0, #9        d. MOVE.B #500, D5
e. DS.B  1, 2          f. ADD.W  +(A2), D3
g. ORG   #400          h. BEQ.B  Loop_3

```

13. Write a sequence of assembler directives that will store two longwords, \$12345678 and \$FF00, in memory starting at location \$1000. The first longword is to be called “Test” and the second “Terminal.”

14. Each of the expressions below conform to the 68000 assembler. Assume that all addresses are byte values, expressed in decimal form, and that [D0] = 0, [A0] = 4, [A1] = 2, and [PC] = 10. Using the memory map of Problem 1, explain the action of the following instructions.

```

a. LEA    (A0), A3      b. LEA    (-2, A0), A3
c. MOVE.B (4, PC), D2    d. MOVE.B (2, PC, A1), D7
e. LEA    (10, A0, D0), A3 f. ADD.B 12, D0
g. MOVE.B (-1, A0, A1), D4 h. ADD.B  D0, (4, A0, A1)
i. MOVE.B 8, D4

```

15. The following 68000 assembly language instructions are all incorrect. In each case, what is the error?

```

a. MOVE.L D2, A4      b. LEA    (A3), D3
c. EOR.W  (A2)+, D4    d. MOVEA.L A4, D7
e. ADDQ.L #12, D2      f. MOVEA.B #4, A3
g. MOVEP.L #7, D6      h. SWAP   A4
i. MOVE.B D2, 12(PC)   j. ADDQ.B #0, A4
k. ANDI.B #FC, D6      l. EXG.B D3, A4
m. LEA    (A3)+, A4    n. UNLK   D6
o. ANDI   D4, D5       p. NOT.W  D3, D7
q. ASL.L  #9, D3       r. RTS.B
s. BRA.B  2741         t. MOVEQ.B #$42, D7
u. DIVU.W D3, A4       v. CMPM.W (A3)+, (A4)
w. CLR.L  A2           x. CMPM.B (A3)+, (A4)
y. LEA.B  #4, A3       z. DIVU.B D4, D

```

16. What is wrong with the following fragment of 68000 assembly language (the error is one of *semantics*):

```

                CMP.W    #4, Q           IF Q = 4 THEN X := 5 ELSE X := Y
                BNE      ELSE           IF Q ≠ 4 THEN goto 'ELSE'
THEN MOVE.W    #5, X                   IF Q = 4 THEN X := 5
ELSE MOVE.W    Y, X                   ELSE part (i.e. X := Y)
EXIT ...                               Leave the program

```

17. The following fragment of 68000 assembly language has several serious errors. Explain what the errors are. Explain how you would correct the errors.

	MOVE.B	X,D0	Get X in a data register
	CMP.B	#4,D0	IF X = 4 THEN X := X + 6
	BEQ	Add_6	
	MOVE.B	D0,X	Restore X in memory
	PEA	X	Push X on the stack
	BSR	Sqr	Calculate X ²
X	DS.W	1	Save space for X
	STOP	#\$2700	
*			
ADD_6	ADD.B	#6,D0	X := X + 6
	RTS		Return
Sqr	MOVE.L	(A7)+,D2	Get X
	MULU	D2,D2	Square X
	MOVE.L	D2,-(A7)	Put X*X on the stack
	RTS		Return

18. Translate the following fragment of high-level language into 68000 assembly language.

```

IF T = 5
    THEN X := 4
END_IF

```

Assume that *T* and *X* are in memory. Write a program to implement this fragment of code and run it on the 68000 simulator. Select your own values for variables *T* and *X*. Use the simulator's *trace mode* to observe the behavior of the program.

19. Translate the following fragment of high-level language into 68000 assembly language. Use the 68000 simulator to test your program.

```

IF T = 5
    THEN X := 4
    ELSE Y := 6
END_IF

```

20. The 68000 can operate with *byte*, *word*, and *longword* operands. What does this mean? Which type of operand do you use in any particular circumstance?

21. Explain what the following 68000 program does. Use the 68000 simulator to test your observations.

```

                MOVE.B #20,D0
                MOVE.L #$1000,A0
Again          CLR.B  (A0)
                ADD.L  #1,A0
                SUB.B  #1,D0
                BNE    Again

```

22. Describe the operation of the stack pointed at by A7. In which direction does it grow as items are pushed onto the stack?

23. Write a program to input a sequence of bytes and store them sequentially in memory, starting at location \$00 2000. The sequence is to be terminated by a null byte, \$00. Then print the even numbers in this sequence. Assume that an input routine, **IN_CHAR** at \$F0 0000, inputs a byte into D0, and **OUT_CHAR**, at \$F0 0004, outputs a byte from D0.

24. Write a subroutine to sort an array of *N* 8-bit elements into descending order. On entry to the subroutine, A2 contains the first (i.e., lowest) address of the array, and D1 contains the size of the array (i.e., number of bytes).

25. Explain the meaning and significance of each of the following terms:

- a. Position independent code (PIC)
- b. Self-modifying code
- c. Re-entrant code

26. A memory-mapped VDT displays the 1024 8-bit characters starting at \$00 F000 on a CRT terminal as 16 lines of 64 characters. The address of the top left-hand character is \$00 F000, and the address of the bottom right-hand character is \$00 F3FF.

Design a subroutine to display the ASCII character in D0 in the next free position of the display. A cursor, made up of a row count and a column count, points to the next free position into which a character is to be written. As each character is received, it is placed in the next column to the right of the current column counter.

Certain characters affect the position of the cursor without adding a new character to the display. These characters are

Carriage return	ASCII \$0D	Move the cursor to the leftmost position on the current row.
Line feed	ASCII \$0A	Move the cursor to the same column position on next row.
Back space	ASCII \$08	Move the cursor back one space left.
Space	ASCII \$20	Insert a space character.

When the cursor is positioned on the bottom line of the display, a line feed causes all lines to move up one row (i.e., scroll up). This creates a new, clear bottom line and causes the previous top line to be lost.

Construct a subroutine to implement the preceding memory-mapped display. On entry to the subroutine, A0 points to the current row position and A1 to the column position.

27. What is the difference between the following instructions?

- a. `SUBI #<data>, <ea>`
- b. `SUB #<data>, <ea>`

28. Both `ADDQ` and `MOVEQ` are used with small operands. Apart from the obvious difference (`ADDQ` adds and `MOVEQ` moves), what is the difference between these two instructions?

29. The 68000 has a rich instruction set. However, some of these instructions overlap and perform almost the same function. If you were to streamline the 68000's instruction set, which instructions would you remove, and what would they be replaced by (e.g., `CLR <ea>` is the same as `SUB <ea>, <ea>`)?

30. What are the differences between a `BRA` and a `JMP` instruction?

31. The `MOVEM.W (A7)+, D0/A0` instruction can be very dangerous because it contains a trap for the unwary. What is the trap?

32. What is the largest program that can be addressed by processors with the following number of address bits? The largest program is the same as the processor's address space and is measured in bytes.

- a. 12 bits
- b. 16 bits
- c. 24 bits
- d. 32 bits
- e. 48 bits

33. A 68000-based system is to be used for word processing. Assume that all its memory space is to be populated by read/write memory and that 1 Mbyte is allocated to the operating system,

word processor, and text buffer space. The remaining memory space can hold a text file. If the average English word contains five ISO/ASCII-encoded characters and one page of text is composed of approximately 35 lines of 12 words, how many pages of text can be held in the 68000's memory space at any instant? If the 68000 is replaced by a 68020, how much text can be held in memory?

34. Suppose a 68000 is to be used to process digital images (e.g., in a laser printer). An image is made up of an array of n -by- n pixels. Each pixel may have one of 16 gray levels (from all white to all black). If a picture measures 8 inches by 8 inches, what is the maximum resolution that can be supported by a 68000 (in terms of pixels per inch)? Assume that 4 Mbytes of the 68000's address space are required for the operating system and all other software and cannot be used to store image data.
35. Write a subroutine to move a block of memory from one location to another. Before entering the subroutine the following addresses are pushed on the stack (in this order): the starting address of the block to be moved, the ending address of the block to be moved, and the starting address of the block's new location. By "starting address" we mean the lowest address in the block.

Take care to consider all the possible cases (e.g., overlapping blocks). Your subroutine should return a carry bit = 0 if the routine is successful and a carry bit = 1 if there is an error. (What are the possible errors that might be encountered?)

36. What is the effect of the following sequence of 68000 instructions? Explain what each individual instruction does, and then explain what the overall effect of the three instructions is. If these instructions were to be replaced by more efficient 68020 code, what would that code be?

```
LEA      1234, A0
MOVE.L  (A0), A0
JMP      (A0)
```

37. Draw a memory map corresponding to the following sequence of assembler directives.

```
          ORG      $001000
A         DS.B     12
B         DC.B     'Input Errors'
C         DC.L     1234
D         DS.L     2
E         DC.L     A
```

38. The 68000 does not permit the operation `CLR A0` (because address register direct is not a legal addressing mode for a `CLR` instruction). Write down two ways of clearing the contents of an address register (each using a single legal instruction from the 68000's instruction set).
39. What are the advantages and disadvantages of separate address and data registers in the way in which they are implemented in the 68000?
40. The 68000 implements negative addresses because the contents of address registers are treated as 2's-complement values. What is a negative address and how is it used?
41. The 68000 has addressing modes that are indicated by $-(A_i)$ and $(A_i)+$ in 68000 assemblers. What are they (i.e., what do they do)? Explain why one is used only with autoincrementing and one with autodecrementing.
42. The 68000 has the following condition code bits: C, V, X, N, and Z. Which is the "odd one out" and why?
43. What does the term *effective address* mean and how is it used?

44. The **NOP** (no operation instruction) has a 16-bit format. Suppose you could make it a 32-bit instruction. How would you use the additional 16 bits to increase its functionality? That is, can you think of any way of extending the **NOP** instruction?
45. The 68000 has special instructions for use with small literals (e.g., **MOVEQ** and **ADDQ**). Some assemblers do not acknowledge these instructions explicitly and automatically make use of them (i.e., the programmer writes **ADD #1,D0** and the assembler chooses the code corresponding to **ADDQ #1,D0**). Is this a good idea, since it permits compact instruction coding without forcing the programmer to learn about the “Q” options?
46. What is the meaning of the expression “sign extension” and how is it related to the 68000?
47. Write a sequence of instructions to calculate the parity of the low-order 7 bits of D0. If the parity is even, write zero into bit 7 of D0, and if it is odd, write 1 into bit 7 of D0. For example, if $D0(7:0) = X0111011$ (where X = don’t care), the routine yields the value 10111011.
48. Write suitable 68000 assembly instructions to perform the following operations:

$$[D1] \leftarrow [D0] \quad \text{and} \quad [D1(0:15)] = 0.$$

49. What is the difference between the **MULU** and **MULS** (and **DIVU** and **DIVS**) instructions?
50. What is the action performed by a **MULU #10,D0** operation? Write down the contents of D0.L before and after this instruction is executed (assume that D0 = \$12345678 initially).
51. What is the difference between the following instructions:
 - a. **ADD**
 - b. **ADDQ**
 - c. **ADDI**
 - d. **ADDA**
52. Write a sequence of instructions to reverse the order of the bits of register D0. That is, $D0(0) \leftarrow D0(31)$; $D0(1) \leftarrow D0(30)$; ...; $D0(31) \leftarrow D0(0)$.
53. What are the major architectural differences between the 68000 and the 68020? If you were part of the 68020 design team, are there any other changes you would have included?
54. Describe how the 68020 has enhanced (a) the 68000’s multiply instructions and (b) the 68000’s divide instructions.
55. Why do bit field instructions number bits from the most significant bit of the effective address of the bit field?
56. Why do some of the 68020’s new addressing modes incorporate a scale factor?
57. What is the difference between postindexing and preindexing (when applied to the 68020’s memory indirect addressing)?
58. The 68020 microprocessor has almost the same instruction set as its predecessor, the 68000, and yet represents a giant leap forward in terms of its architecture. Indeed, you might reasonably say that the 68020 represents a high point in terms of the development of mainstream von Neumann architectures.

Discuss the truth, or otherwise, of the above statement. You should consider the broad range of applications for which a microprocessor might be used.

59. A 68020-based single-board microprocessor system is to be used to keep track of items in a shop. The shop sells up to N items. Each item is characterized by its 28-byte ASCII-encoded name followed by a longword pointer. This pointer points to the actual record that describes the item.

A record consists of a 256-byte text field that describes the item, followed by four consecutive 4-byte fields. These fields define the item’s cost price, selling price, number bought, and number sold.

Suppose you need to access field x of item y . Before accessing the field, you may assume that the 68000's registers have been set up as follows:

- ♦ A0 points at the first item in the list of N items
- ♦ D0 contains item number y and is in the range 0 to $N - 1$
- ♦ D1 contains the field number x and is in the range 0 to 3

- a. Draw a map to illustrate the above data structure.
 - b. Show how you would use the 68000 microprocessor to access field x of item y from the data structure.
 - c. Show how you would use the memory indirect addressing mechanism of the 68020 to access the same field in the data structure.
60. A 68000 subroutine is designed to search a table for a longword. On entry, A0 contains the starting address of the table to be searched, D0 contains the longword to be matched, and D2 contains the total number of entries in the table. First write a 68000 subroutine to perform the search, and then write a 68020 subroutine to perform the same action (making the best use of the 68020's facilities). Your subroutine must not modify the contents of A0.
61. Identify the bit fields accessed by the following instructions. Assume that the sequence of data stored in memory from address \$0FFD onward is \$59C1, \$679C, \$0DD2, and \$01E6. Register D4 contains \$FFFFFF2 = -14_{10} .
- a. BFCLR \$1000{23:3}
 - b. BFCLR \$1000{5:12}
 - c. BFCLR \$1000{30:5}
 - d. BFCLR \$1000{D4:1}
 - e. BFCLR \$1000{D4:23}
62. D3 = \$000F0124, D2 = \$0000F2AC, and A1 = \$00033740; what effective addresses are generated by the following instructions?
- a. MOVE.W (\$40,A1,D3.L),D1
 - b. MOVE.W (\$40,A1,D3.W),D1
 - c. MOVE.W (\$70,A1,D3.W),D1
 - d. MOVE.W (\$80,A1,D2.W),D1
63. For the same data block as Problem 61, explain the action of the following instructions. Assume that D1 initially contains \$12345678 and D4 contains \$FFFFFF2 = -14 .
- a. BFEXTU \$1000{4:14},D0
 - b. BFEXTS \$1000{4:14},D0
 - c. BFINS D1,\$1000{D4:23}
 - d. BFFFO \$1000{23:8},D0
 - e. BFFF0 \$1000{6:11},D0
64. Define the following terms (used in conjunction with the 68000's bit field instructions):
- a. Bit field
 - b. Base address (base byte)
 - c. Bit field number
 - d. Bit field offset
 - e. Bit field width
 - f. Base bit
65. For the memory map describe the effect of the 68020 instructions that follow:

```

1200 00800000
1204 00100000
1208 00180000
120C C000
120E 4000
1210 C0000000
1214 70000000

```

- a. CHK2.L \$1200,D0
- b. CHK2.L \$1204,D1
- c. CMP2.W \$120C,D2
- d. CMP2.L \$1210,D3

Assume that D0 = \$00800004, D1 = \$00120000, D2 = \$00001000, and D3 = \$B0001000.

- 66.** Draw a diagram to illustrate each of the following triplets. The first element in each triplet is a lower bound, the second element is an upper bound, and the third element is the value to be compared against the bounds.

a. 0000	b. 0000	c. F800	d. F000	e. E800
1000	1000	0000	F800	1000
0800	1800	0800	E800	F000

- 67.** Write a 68020 subroutine to evaluate the following expression:

```
FOR i = 0 TO 8
    Xi := Ai * Ai+1
END FOR
```

where X is an array of nine 64-bit products starting at address \$10 0000, and A is an array of ten 24-bit unsigned integers starting at address \$20 0000.



ASSEMBLY LANGUAGE AND C

Having covered the fundamentals of the 68000's assembly language, we now demonstrate how a high-level language exploits the features of a low-level language. We introduce C, a language widely used for systems programming and writing input/output device drivers. Short programs are written in C and compiled into 68000 assembly language. Our primary interest is the way in which C uses the 68000's addressing modes and special instructions to pass parameters between functions and to create local workspace for temporary variables. We also demonstrate how you can write C programs to access the input and output devices described in later chapters. Before we begin our introduction to C, we look at *parameter passing* and *local storage* in assembly language.



PARAMETER PASSING

Programs written in either high-level or low-level languages make use of *subroutines* (also called *procedures* or *functions*). A subroutine carries out a specific function and should be written as a module with a single entry point and a single exit point. Let's design a subroutine to perform one of two operations: initialize a serial interface or read a character from the interface.

Designing the Module


Let's express our input module in pseudocode. This module has four parameters: the function it is to perform (i.e., initialize the input device or read a character from it), the location of the input device itself, the character read from the device, and an error status message.

The input device is an ACIA (*asynchronous communications interface adapter*), which we deal with in detail in Chapter 9. Here, we will regard the ACIA as a black box that is accessed via two memory locations, N and $N + 2$ (see Figure 3.1). Note that location N performs two functions. When you *read* from location N , the ACIA returns its status (e.g., whether it has data ready for reading). When you *write* to location N , you load the ACIA's control register.

In order to use the ACIA we have to first initialize it by writing a byte with the value 3 in its control register at address N . Then we have to define the ACIA's operating characteristics by writing a configuration byte to the same address.

A character is read from the ACIA by polling (i.e., reading) its status register at address N until the least significant bit is 1. When a character is available, it can be read from the ACIA's data register at $N + 2$. If, however, the status read from the ACIA

Figure 3.1
Programmer's
view of
the ACIA's
architecture



indicates an error condition, an error message is returned to the calling program; in this case the input from the ACIA is undefined. In order to prevent the system hanging up if there is no input, the ACIA is polled a maximum number of times before the routine is exited and an error message returned; see the following pseudocode:

```
Character_Input(Function, Device_Location, Input_Char, Error_Status)
Error_Status = 0
IF Function = 0
    THEN Initialize Input_Device
    ELSE Read status of Input_Device
        IF status OK THEN
            BEGIN
                Set Cycle_Count to maximum value
                REPEAT
                    Read status of Input_Device
                    Decrement Cycle_Count
                UNTIL Input_Device is ready OR Cycle_Count = 0
                Input_Char = input from Input_Device
                IF Cycle_Count = 0 THEN Error_Status = $FF END_IF
            END
        ELSE Error_Status = status from Input_Device
    END_IF
END_IF
End Character_Input
```

As you can see, we do not need to define the rules of our pseudocode—they are self-evident to anyone who has worked with almost any high-level language. Indenting is used to show the scope of `IF...THEN...ELSE` constructs. The `END_IF` statement *explicitly* defines the end of an `IF...THEN...ELSE`, making it easier to read the pseudocode.

Let's convert this pseudocode into 68000 assembly language. The input device is an ACIA (we meet this again in Chapter 9—its actual details are not important here). Assume that parameters are passed to the subroutine by means of their *values* in registers, except the location of the ACIA, which is passed as an address. The parameter `Function` is set to zero to initialize the ACIA; any other value is interpreted as, "Get a character from the ACIA."

```

* ACIA_Initialize and Character_Input routine
* Data register D0 contains Function (zero=initialize, non-zero = get a character)
* Data register D0 is re-used for the Cycle_Count (a timeout mechanism)
* Data register D1 returns Error_Status
* Data register D2 returns the character from the ACIA
* Data register D3 is temporary storage for the ACIA's status
* Data register D4 is temporary storage for the masked ACIA's status (error bits)
* Address register A0 contains the address of the ACIA's control/status register
*
Char_In  MOVEM.W  D3-D4, -(A7)      Push working registers on the stack
        CLR.B    D1                Start with Error_Status clear
        CMP.B    #0,D0             IF Function not zero THEN get input
        BNE      InPut              ELSE initialize ACIA
        MOVE.B   #3,(A0)           Reset the ACIA
        MOVE.B   #$19,(A0)         Configure the ACIA
        BRA      Exit_2            Return after initialization
*
InPut    MOVE.W   #$FFFF,D0        Set up Cycle_Count for time-out (reuse D0)
InPut1   MOVE.B   (A0),D3          Read the ACIA's status register
        MOVE.B   D3,D4            Copy status to D4
        AND.B    #%01111100,D4    Mask status bits to error conditions
        BNE      Exit_1            IF status indicates error, set error flags & return
        BTST     #0,D3            Test data_ready bit of status
        BNE      Data_Ok          IF data_ready THEN get data
        SUBQ.W   #1,D0             ELSE decrement Cycle_Count
        BNE      InPut1           IF not timed out THEN repeat
        MOVE.B   #$FF,D1          ELSE Set error flag
        BRA      Exit_2            and return
*
Data_Ok  MOVE.B   (2,A0),D2        Read the data from the ACIA
        BRA      Exit_2            and return
*
Exit_1   MOVE.B   D4,D1            Return Error_Status
Exit_2   MOVEM.W  (A7)+,D3-D4      Restore working registers
        RTS                      Return

```

In this example the subroutine has single entry and exit points. Two registers, D3 and D4, are required for the temporary data created by the subroutine (i.e., the status byte and the error bits copied from the status byte by ANDing them with 01111100). The old data in these registers is saved on the stack by the `MOVEM.W D3-D4, -(A7)` instruction at the beginning of the subroutine. Consequently, any data in D3 and D4 before the subroutine was called is not lost.

Note that we reuse register D0 in this subroutine. Initially, D0 contains the function code that selects the initialize or input data function. Once we have activated the appropriate function, D0 can be reassigned to the role of a cycle counter used to implement the timeout mechanism.

Transferring data between a program and a subroutine by means of registers is frequently used whenever the quantity of data to be transferred is very small or the processor is well-endowed with registers. Passing parameters via registers permits both *position independent code* and *re-entrancy*. Position independence is guaranteed, because no absolute memory location is involved in the transfer of data, and re-entrancy is possible as

long as the subroutine saves the registers employed to transfer the data before they are reused.

The disadvantage of passing information via registers is that it reduces the number of registers available for use by the programmer. Moreover, the quantity of information that can be transferred is limited by the number of registers. An alternative means of passing parameters to a subroutine is *via the stack*.

Mechanisms for Parameter Passing

You can pass a parameter to a subroutine in two ways, by *value* and by *reference*. In the former, a copy of the *actual* parameter is transferred, and in the latter, the *address* of the parameter is passed between the program and the subroutine. This distinction is important because it affects the way in which parameters are handled. When passed by value, the subroutine receives a copy of the parameter. If the parameter is modified by the subroutine, the “new value” does not affect the “old value” of the parameter elsewhere in the program. In other words, passing a parameter by value causes the parameter to be cloned and the clone to be used by the subroutine. The clone never returns from the subroutine.

When a parameter is passed by address (i.e., by reference), the subroutine receives a *pointer* to the parameter. In this case, there is only one copy of the parameter, and the subroutine is able to access this unique value because it knows the address of the parameter. If the subroutine modifies the parameter, it is modified globally and not only within the subroutine.


Let’s look at the previous example again. This time we will pass parameters *Function* and *ACIA* (i.e., the *ACIA*’s address) to the subroutine via the stack and return the parameters *Error_Status* and *Input_Char* on the stack. Figure 3.2 demonstrates how the stack is used to transport data to and from the subroutine and how that stack changes during the execution of the code.

The following code includes the subroutine call and parameter retrieval as well as the actual subroutine. As we are interested in the way in which the stack is used, we have shaded all accesses to parameters on the stack.

LEA	(-4,A7),A7	Save space on stack for Error_Status and Input_Char
MOVE.L	#ACIA,-(A7)	Push ACIA address on the stack
MOVE.W	Func,-(A7)	Push function code on the stack
BSR	Char_In	Call subroutine
LEA	(6,A7),A7	Clean up stack - remove parameters Function/ACIA
MOVE.W	(A7)+,Char	Pull the input character off the stack
MOVE.W	(A7)+,Err	Pull the Error_Status off the stack

```
* Character_Input and ACIA_Initialize routine
* Data register D3 is temporary storage for the ACIA's status
* Data register D4 is temporary storage for the Cycle_Count
* Address register A0 contains the address of the ACIA's control/status register
*
```

```
Char_In MOVEM.L A0/D3-D4,-(A7)  Push working registers on the stack
        MOVE.L  (18,A7),A0      Read address of ACIA from the stack
        CLR.B   (24,A7)         Start with Error_Status clear
        CMPI.B  #0,(16,A7)      If Function not zero THEN get input
        BNE     InPut                               ELSE initialize ACIA
        MOVE.B  #3,(A0)
```

Figure 3.2 Use of the stack in parameter passing

```

MOVE.B  #$19, (A0)
BRA     Exit_2
*
InPut   MOVE.W  #$FFFF, D0
InPut1  MOVE.B  (A0), D3
        MOVE.B  D3, D4
        AND.B   #%01111100, D4
        BNE     Exit_1
        BTST    #0, D3
        BNE     Data_OK
        SUBQ.W  #1, D0
        BNE     InPut1
        MOVE.B  #$FF, (24, A7)
        BRA     Exit_2
*
Data_OK MOVE.W  (2, A0), (22, A7)
        BRA     Exit_2
*
Exit_1  MOVE.B  D4, (24, A7)
Exit_2  MOVEM.L (A7)+, A0/D3-D4
        RTS

```

Return after initialization

Set up Cycle_Count for time-out

Read the ACIA's status register

Copy status to D4

Mask status bits to error conditions

IF status indicates error, deal with it

Test data_ready bit of saved status status

IF data_ready THEN get data

ELSE decrement Cycle_count

IF not timed out THEN repeat

ELSE Set error flag and return

Read the data from the ACIA and put on the stack and return

Return Error_Status

Restore working registers

Return

In Figure 3.2(b), the instruction `LEA (-4,A7),A7` moves the stack pointer up by four bytes to create space for the two values returned by the subroutine, `Input_Char` and `Error_Status`. Although these are both single-byte values, each occupies 2 bytes on the stack because all stack locations must fall on a word boundary.

Figure 3.2(c) shows the state of the stack after the address of the ACIA and the value of the function code have been pushed on the stack. In Figure 3.2(d) the subroutine input has been called and the return address is at the top of the stack. Figure 3.2(e) demonstrates the effect of saving the working registers. The offsets on the left-hand side of the memory map in Figure 3.2(e) correspond to the location of the parameters with respect to the current value of the stack pointer.

The subroutine uses address register indirect addressing to access parameters on the stack. For example, the `Error_Status` is at +24 bytes with respect to the current stack pointer and can be accessed via the effective address `(24,A7)`.

After a return from the subroutine, the calling program cleans up the stack with a `LEA (6,A7),A7` instruction to remove the two parameters pushed on the stack prior to the subroutine call. The output parameters created by the subroutine are pulled off the stack by `MOVE.W (A7)+,Char` and `MOVE.W (A7)+,Err` to leave the stack in its original state.

By the way, the preceding code could, in certain circumstances, cause an error. The data returned from the ACIA is a *byte*, but we have to save a *word* on the stack (because all accesses to the stack pointed at must be on a word boundary). So, when we read a character from the ACIA and store it on the stack, we use the instruction `MOVE.W (2,A0),(22,A7)` that copies a word from the ACIA, rather than a byte. Normally, this should not cause a problem—but, if the ACIA's interface responds only to byte accesses, a bus error could occur.

Passing Parameters by Reference In the previous example, we passed the parameters by *value* by putting copies of them on the stack. We repeat the same example, but in this case we will tell the subroutine *where* the parameters are located. The 68000 instruction `PEA <ea>` pushes the specified effective address on the stack pointed at by A7.

PEA	Func	Push Function address on the stack
PEA	ACIA	Push ACIA address on the stack
PEA	Error_Status	Push address of Error_Status
PEA	Char	Push address of input data
BSR	Char_In	Call subroutine
LEA	(16,A7),A7	Clean up the stack - remove the four addresses

```
* Character_Input and ACIA_Initialize routine
* Data register D0 is temporary storage for the timeout counter
* Data register D3 is temporary storage for the ACIA's status
* Data register D4 is temporary storage for the Cycle_Count
* Address register A0 points at the location of the character input from the ACIA
* Address register A1 points at the location of the Error_Status
* Address register A2 points at the location of the ACIA
* Address register A3 points at the location of the Function code
*
```

```
Char_In MOVEM.L A0-A3/D0/D3-D4,-(A7) Push working registers on the stack
MOVEM.L (32,A7),A0      Read address of Char from the stack
MOVEM.L (36,A7),A1      Read address of Error_Status from the stack
```


```

MOVEA.L (40,A7),A2      Read address of ACIA from the stack
MOVEA.L (44,A7),A3      Read address of Function from the stack
CLR.B   (A1)            Start with Error_Status clear
CMPI.B  #0,(A3)         IF Function not zero THEN get input
BNE     InPut           ELSE initialize ACIA
MOVE.B  #3,(A2)
MOVE.B  #$19,(A2)
BRA     Exit_2          Return after initialization
*
InPut   MOVE.W  #$FFFF,D0      Set up Cycle_Count for timeout
InPut1  MOVE.B  (A2),D3        Read the ACIA's status register
        MOVE.B  D3,D4          Copy status to D4
        AND.B   #%01111100,D4 Mask status bits to error conditions
        BNE     Exit_1         IF status indicates error, set flags and return
        BTST    #0,D3          Test data_ready bit of status
        BNE     Data_OK        IF data_ready THEN get data
        SUBQ.W  #1,D0           ELSE decrement Cycle_Count
        BNE     InPut1         IF not timed out THEN repeat
        MOVE.B  #$FF,(A1)      ELSE Set error flag
        BRA     Exit_2         and return
Data_OK MOVE.W  (2,A2),(A0)     Read the data from the ACIA
        BRA     Exit_2
*
Exit_1  MOVE.B  D4,(A1)        Return Error_Status
Exit_2  MOVEM.L (A7)+,A0-A3/D0/D3-D4 Restore working registers
        RTS

```

In this example, each parameter passed on the stack is the 4-byte address of the actual parameter accessed by the subroutine. Note that the `Error_Status` and the character read from the ACIA is copied directly to its location in the calling routine via an address register. Figure 3.3 shows the state of the stack at three stages during the execution of the code: before parameters are pushed, after they are pushed, and at the start of the subroutine. Offsets to the parameters are given with respect to the initial value of the stack pointer (right-hand side) and with respect to the stack pointer in the subroutine (left-hand side).

Figure 3.3 Using the stack to pass parameters by reference



3.2

THE STACK AND LOCAL VARIABLES

Subroutines often require *local workspace* for their temporary variables. Here, the term *local* means that the workspace is private to the subroutine and is never accessed by the calling program or by other subroutines. Occasionally, you can allocate a fixed region of memory space as workspace at the time the program is written. Reserving fixed locations for a subroutine's variables is called *static allocation*. This mechanism is entirely satisfactory for subroutines that are not going to be used re-entrantly or recursively.

If a subroutine is to be made re-entrant or used recursively, its local variables must be bound up not only with the subroutine itself, but with the *occasion* of its use. In other words, each time the subroutine is called, a new workspace must be assigned to it. If a subroutine is allocated a fixed region of workspace, and is interrupted and called by the interrupt routine, any data in fixed locations will be overwritten by the subroutine's reuse.

The stack provides a convenient mechanism for implementing the *dynamic allocation* of workspace. Two concepts are closely associated with dynamic storage techniques for subroutines—the *stack frame* and the *frame pointer*. The stack frame is a region of temporary storage at the top of the current stack. Figure 3.4 demonstrates how a *d*-byte stack frame is created by moving the stack pointer up by *d* locations at the start of a subroutine. Because the 68000 stack grows toward the low end of memory, the stack pointer is decremented; for example, reserving 100 bytes of memory is achieved by `LEA (-100, SP), SP`.

Figure 3.4
Stack frame





Figure 3.4(b) shows a register pointing to the base of the stack frame. This register is called a *frame pointer* and is used to access local variables in the stack frame (by means of address register indirect addressing). By convention, programmers often use address register A6 as a frame pointer. For example, you can access `Data_element` by means of the effective address `(-2, A6)`. Before a return from subroutine is made, the stack frame must be collapsed by `LEA (100, SP), SP`.


The 68000's Link and Unlink Instructions

The 68000 automates the creation and removal of the stack frame in Figure 3.4 with a complementary pair of instructions, `LINK` and `UNLK`. These instructions let the 68000 ensure that the memory allocation scheme is entirely re-entrant.


Figure 3.6
Nested stack
frames



(a) state of the stack during
subroutine A



(b) state of the stack during
subroutine B



(c) state of the stack during a second
call to subroutine A

The RTL definition of `UNLK A6` is

```
UNLK: [SP] ← [A6]
      [A6] ← [M[SP]]
      [SP] ← [SP] + 4
```

In plain English, the stack pointer is first loaded with the contents of address register A6. Remember that A6 contains the value of the stack pointer just before stack frame B

was created. By doing this, stack frame B collapses. The next step is to pop the top item off the stack and place it in A6. This has two effects. It returns both the stack and the contents of A6 to the points they were in before `LINK` was executed.

The execution of subroutine A continues from the point at which it left off. The `LINK` and `UNLK` instructions help to support *recursive* procedures.


Using the `LINK` and `UNLK` Instructions Let's revisit the example we used at the beginning of this chapter. We will pass the address of the ACIA, the `Error_Status`, and the `Input_Char` to the subroutine. We will pass the function by value. Finally, we will use a stack frame to hold the timeout counter, `Cycle_Count`, and the temporary copy of both the status byte and the masked status-byte read from the ACIA. Figure 3.7 shows the state of the stack during the execution of the following code:

```
PEA    Char                Push the address of the destination for the input
PEA    Error_Status        Push the address of the Error_Status message
PEA    ACIA                Push the ACIA's address on the stack
MOVE.W Function, -(A7)     Push the value of function code on the stack
BSR    Char_In             Call the subroutine
LEA    (14,A7),A7          Clean up the stack - remove the four parameters
```

```
* Character_Input and ACIA_Initialize routine
* Stack frame location A6 - 4 holds the ACIA's status
* Stack frame location A6 - 6 holds the ACIA's masked status (error bits only)
* Stack frame location A6 - 2 holds the Cycle_Count
* Address register A1 contains the address of the Error_Status
* Address register A2 contains the address of the ACIA's control/status register
*
```

(program continued)

Figure 3.7 Using a stack frame and a frame-pointer with local variables



Char_In	LINK	A6,#-6	Create a stack frame for three words
	MOVEM.L	A1-A2,-(A7)	Push working registers on the stack
	MOVEA.L	(14,A6),A1	Read address of Error_Status from the stack
	MOVEA.L	(10,A6),A2	Read address of ACIA from the stack
	CLR.B	(A1)	Clear Error_Status
	MOVE.W	#\$FFFF,(-2,A6)	Set up Cycle_Count for timeout
	CMPI.B	#0,(8,A6)	IF Function not zero THEN get input
	BNE	InPut	ELSE initialize ACIA
	MOVE.B	#3,(A2)	Reset ACIA
	MOVE.B	#\$19,(A2)	Configure ACIA
	BRA	Exit_2	Return after initialization
*			
InPut	MOVE.B	(A2),(-4,A6)	Read the ACIA's status register - save in Temp1
	MOVE.B	(-4,A6),(-6,A6)	Copy status to Temp2
	ANDI.B	##01111100,(-6,A6)	Mask status bits to error conditions
	BNE	Exit_1	IF status indicates error, set flag and exit
	BTST	#0,(-4,A6)	ELSE Test data_ready bit of status
	BNE	Data_OK	IF data_ready THEN get data
	SUBQ.W	#1,(-2,A6)	ELSE decrement Cycle_Count
	BNE	InPut	IF not timed out THEN repeat
	MOVE.B	##FF,(A1)	ELSE Set error flag
	BRA	Exit_2	and return
*			
Data_OK	MOVEA.L	(18,A6),A1	Get address for data destination (re-use A1)
	MOVE.B	(2,A2),(A1)	Read the data from the ACIA
	BRA	Exit_2	
*			
Exit_1	MOVE.B	(-6,A6),(A1)	Return Error_Status
Exit_2	MOVEM.L	(A7)+,A1-A2	Restore working registers
	UNLK	A6	Collapse the stack frame before returning
	RTS		

Now that we have described how parameters are passed to a subroutine and how storage is allocated for temporary variables, we are going to look at how these functions are implemented by a high-level language.

3.3

C AND THE 68000

Although this text focuses on the hardware and software of the 68000 family, we provide a short introduction to a high-level language. The reason for this change of direction is twofold. First, more and more microprocessor systems designers are abandoning assembly language and are employing high-level languages to control hardware interfaces. Second, by introducing a high-level language, we can demonstrate how a compiler exploits the 68000's instruction set.

Background

We could use Pascal to program interfaces. By the late 1970s, Pascal was taught in universities throughout the world because it is so well suited to the expression of algorithms. Pascal is an excellent high-level language, but it lacks important facilities required by the systems designer. In particular, it is difficult to access real devices or to handle

bit-fields in Pascal—precisely the types of operations of interest to the systems programmer and the interface designer. Pascal’s limitations have restricted its growth outside the academic world.

C was devised as a *systems development language* in 1972 by Dennis Ritchie at Bell Systems Laboratories in order to construct the UNIX operating system. C is derived from an earlier systems language called B that was, itself, derived from BCPL. BCPL is a *typeless* language and supports only a single data type—the machine word of the processor.

Kernighan and Ritchie later defined C in their book, *The C Programming Language*, in 1978. However, it was not until 1983 that an ANSI working group met to begin the standardization of C. They must have had long lunch breaks, because the language standard draft was not adopted by ANSI until 1989. In 1990 the International Standards Organization adopted the ANSI standard.

In many ways, C is an intermediate language falling somewhere between an assembly language and a high-level language; C gives you the flexibility of a low-level language and the portability of a high-level language. Not only is C a popular systems language, it is widely used to program *embedded* microprocessor systems.

The underlying architectural model for C resembles the structure of a typical computer, making it very easy to exploit the power of a computer directly; this is a rather roundabout way of hinting that C is a bit like assembly language. As we have said, C’s ability to exploit the underlying computer architecture made it a popular choice with systems designers—all those writing operating systems, device drivers, I/O systems, computer graphics, and so on.

For the purposes of this chapter, we do not intend to cover C in any detail, we simply want to introduce some of its characteristics, relate it to assembly language, and demonstrate how simple input/output programming is carried out in C. Fortunately, we can greatly simplify C because we are not interested in its input/output mechanisms, its libraries, or floating-point arithmetic.

Structure of a C Program

Let’s begin by looking at the structure of a C program:

```
void main(void)
{
    statement1;
    statement2;
    .
    .
    .
}
```

A C program is made up of one or more *functions* (similar to *subroutines* in a low-level language). This example has just one function called `main`. The header `void main(void)` simply means that the function is called “main,” takes no parameters, and returns no result. All C programs must have a `main` function, because it provides the point at which program execution begins. The `{ }` braces enclose a block of actions called *statements*, and each statement must be terminated by a semicolon (semicolons are optional after `}`’s in C). These braces are analogous to the `begin` and `end` statements in Pascal. You can lay out a C program in almost any way you want, because the compiler relies on punctuation to analyze the syntax of a program rather than spacing or

organization. Programmers use indentation to increase the readability of a program.

You cannot declare functions within functions—all functions in C are declared at the same level, and they cannot be nested (unlike Pascal, which supports nested functions). Variables are either global to the whole program, local to a function, or local to a block. However, it is possible to construct a large C program from separately compiled modules, and for these modules to have functions and variables that are private to themselves. This aspect of C is not dealt with further in this chapter.

C is a case-sensitive language; for example, a C compiler regards `TIME` and `time` as different names. All of C's reserved words are written in lowercase; we provide a list of these words at the end of this section.

Comments, Preprocessor Directives, and Functions C compilers contain so-called *preprocessors* that perform certain housekeeping functions before the actual compilation takes place. Preprocessor directives are really macros that are identified by the prefix “#.” Let's now look at a more realistic but still trivial fragment of C code that includes *preprocessor directives*, a function called `years_to_days`, and *comments*. We will explain what preprocessor directives do shortly (in the following code the first two lines beginning with “#” are preprocessor directives). A preprocessor directive is not followed by a semicolon, because it is a macro and not a statement.

```
#define YEAR 365          /* equate the name YEAR to the value 365 */
#include <stdio.h>        /* this tells the compiler where to find I/O routines
                           and declares all the necessary functions
                           However, we do not use I/O in this example! */

int years_to_days(int x)  /* define function years_to_days with int parameter x */
{
    return(x * YEAR);    /* multiply x by 365 and return the result */
}

void main(void)          /* this is the main function where execution starts */
{
    int z;                /* declare an integer variable called z */
    z = years_to_days(3); /* calculate the number of days in 3 years */
}
```

Text enclosed by the left delimiter “/*” and the right delimiter “*/” is regarded as a *comment* that is ignored by the compiler. The `#define` directive has the format,

```
#define string1 string2
```

and simply replaces all instances of `string1` with `string2`. This preprocessor directive is hardly exciting, but it can be used to make C programs more readable; for example, it allows you to equate character strings to constant values, rather like the 68000's `eqv` assembler directive.

The preprocessor directive `#include <stdio.h>` is a message to the compiler asking for the file containing C's “standard input/output routines” to be inserted. That is, the `#include <file>` directive causes the preprocessor to replace the `#include <file>` statement with the contents of the `file`. One of the reasons for C's success is that it is a simple language with very few keywords; powerful functions are added to C

by means of library routines. For our current purposes, we are not interested in these routines.

The C compiler needs to know about a function before it can be used. In the previous example, the definition of the function `years_to_days(x)` is provided before it is invoked in `main`. Note that the function *header*, `int years_to_days(int x)`, indicates the name of the function, its parameters, and the fact that it returns an integer result—we say more about this shortly.

Another way of telling a compiler about a function is the *function prototype*. A function prototype is located at the beginning of the program and tells the compiler the name of the function, the type of data it returns, and the types of the parameters used by the function. Consider the following two prototypes (and note that a prototype is a statement terminated by a semicolon, unlike a function header):

```
int MyFunction_1(int x, int y);
void AnotherFunction(char x, int y);
```

These prototypes declare the functions `MyFunction_1` and `AnotherFunction`, respectively. When the programmer later uses these functions, the compiler knows the number and type of arguments to be used in the function call. You can, in fact, omit the names of the parameters and write, for example, `int MyFunction_1(int, int)`.

Compiling a C Program

The purpose of this chapter is to illustrate the relationship between C and 68000 assembly language and to demonstrate how C can be used to perform input/output operations. Although we have hardly begun to cover C, we are going to write a small C program and then compile it.

```
void main (void)
{
    int i;
    int j;
    i = 1;
    j = 2;
    i = i + j;
}
```

This fragment of code has been compiled with Intermetric's C cross-compiler to produce the following listing file containing the original C code, comments generated by the compiler, and the 68000 assembly language. We have provided panels to the right of the 68K code in this chapter to provide an additional commentary.

```
* Sep 19 1995 15:29:56
* bc sid : @(#)bc68000.PL 5.76.2.1
* options : -s -p -q -p -no -do -nl -t 68000 -nv -bin
* cpf sid : @(#)cpf.PL 5.65.2.3
*      void main (void)
*          SECTION  S_main,, "code"

          XREF      __main
* Variable i is at -2(A6)
```

(program continued)


```

* Variable j is at -4(A6)
      XDEF      _main
_main
      LINK      A6,#-4

*2      {
*3      int i;
*4      int j;
*5      i = 1;
      MOVE      #1,-2(A6)
*6      j = 2;
      MOVE      #2,-4(A6)
*7      i = i + j;
      MOVEQ.L    #1,D1
      ADDQ       #2,D1
      MOVE      D1,-2(A6)
*8      }
      UNLK      A6
      RTS

* Function size = 28
* bytes of code = 28
* bytes of idata = 0
* bytes of udata = 0
* bytes of sdata = 0
      _dgroup data
      END

```

The compiler uses the stack to store variables created by the programmer. By using the stack, the code is made re-entrant.

Note that the values of *i* and *j* in the stack frame are never accessed in this demonstration program. An optimizing compiler would not save them if they are not used.

As you can see, the compiler converts the function `main` into a 68000 subroutine (we know that it is a subroutine because the code ends with an `RTS`). The compiler has allocated the integers *i* and *j* to memory locations on the stack; the instruction `LINK A6,#-4` creates a two-word frame on the stack for the integers *i* and *j*.

You should appreciate that you can employ various options to tell the compiler how to generate code; we have forced the compiler to operate in an inefficient manner because we want to see what is happening. Intermetric's C cross-compiler can produce much more efficient code if we allow it to operate in its optimizing mode. Note that when the compiler evaluated `i = i + j`, it did not take the values of *i* and *j* from their locations in the stack frame; instead it used the literal values for *i* and *j*.

C Data Types

The 68000 family supports three basic data types: the byte, word, and longword, all of which can be treated as signed or unsigned by the programmer. C employs four built-in data types, the *integer* `int`, the *character* `char`, the *real or floating point*, `float`, and the *double-precision* floating point, `double`. In this introduction, we are interested only in integer and character values. C also provides a special data type called `void` that refers to the null data type. Programmers can also create their own user-defined data types. C's data types are *implementation dependent*; for example, one compiler might use 16 bits to specify an integer and another compiler 32 bits. Depending on your point of view, this is an example of C's flexibility, or it's a bummer.

C's four basic data types can take modifiers that alter their meaning; for example, the humble integer, `int`, can be prefixed by the modifiers,

signed
unsigned
long
short

Integers can take pairs of modifiers (`signed long int`, `unsigned short int`, and so on) to indicate the number of bits to be assigned to its representation and whether it is signed or unsigned. The actual number of bits allocated to an integer is *implementation dependent*. Table 3.1 describes some “typical” implementations of C’s built-in data types.

Table 3.1 Data types in C (implementation dependent)

Data type	C name	Width (bits)	Range
Integer	<code>int</code>	16	−32,768 to 32,767
Short integer	<code>short int</code>	8	−128 to 127
Long integer	<code>long int</code>	32	−2,147,483,648 to 2,147,483,647
Unsigned integer	<code>unsigned int</code>	16	0 to 65,535
Character	<code>char</code>	8	0 to 255
Single-precision floating point	<code>float</code>	32	10^{-38} to 10^{+38}
Double-precision floating point	<code>double</code>	64	10^{-300} to 10^{+300}

ANSI standard C specifies the `char` as an 8-bit value with a minimum value of 0 or lower and a maximum value of 127 or greater. Whether variables of type `char` are signed or not is implementation dependent. Moreover, the standard does not define the character set used by C; we will assume that it is the ASCII character set (which is true for most implementations).

Variables have to be *declared* before they can be used, and declarations must precede the first statement in a block. Remember that a block is enclosed by the symbols “{” and “}”. The following examples demonstrate how variables are declared:

```
int    date, time, place;
char   new_x;
float  life, the_universe, and_everything;
```

C is a *terse* language, because you can express an action very briefly. We can combine declaration with initialization, as follows:

```
int    month = 4, year = 97, day = 2;
char   exit_point = 'q';
```

Integer variables `month`, `year` and `day` are declared and given the values 4, 97, and 2, respectively. The variable `exit_point` is declared to be of type `char` and is initialized to the ASCII value for “q.” A character value in C is indicated by enclosing the character in single quotation marks; for example, the expression `p = 'i' + 1` gives variable `p` the value `j`. The expression `p = 'i' + ('A' - 'a')` performs a lowercase to uppercase conversion and gives `p` the value `I`—we leave it to you to work out why this is so.

Variables declared *inside* a function are *local* to that function and cannot be accessed from outside the function. Furthermore, a variable declared inside a function is normally lost when a return from the function is made. Variables declared outside a function are

global and can be accessed both inside and outside the function. Variables defined in a block exist only within the block. Consider the following example:

```
int i;                /* Integer i is global to the entire program */
                    /* and is visible to everything from this point */
void function_1(void) /* A function with no parameters */
{
    int k;            /* Integer k is local to function_1 */
    {
        int q;        /* Integer q exists only in this block */
        int j;        /* Integer j is local and not the same as j in main */
    }
}
void main(void)
{
    int j;            /* Integer j is local to this block within function main */
}                    /* This is the point at which integer j ceases to exist */
```

Declaring Functions The version of C originally created by Kernighan and Ritchie declared a function by giving it a name and a list of arguments. Consider the following two functions:

```
date(time)
{
    /* body of function */
}
ACIA_input(base_address,q)
{
    /* body of function */
}
```

ANSI-standard C supports a more elaborate form of function header that defines the type of the parameters passed to the function and the type of the value returned by the function. A function is associated with a *data type* because it can return a single value. Consider the following four examples of function headers:

```
int date(int time, int week) /* date has parameters time and week */
                          /* and returns an int */

char plot(int p, int q)     /* plot has parameters p and q */
                          /* and returns a char */

void display_input(char y)  /* display_input has parameter y */
                          /* and returns nothing */

void main(void)             /* main has no parameters */
                          /* and returns nothing */
```

In the first example, the function `date` has two parameters, `time` and `week`, that are declared as integers and returns an integer value. Similarly, the second example, function `plot`, has two integer parameters and returns a character value. The third example, `void display_input(char y)`, has a type `void` indicating that no value is returned.

The fourth example demonstrates how a `main` function is declared as `void main (void)` because it takes no parameters and returns no result. You might be surprised to

find that `main` can return a parameter—after all, nothing calls `main`. Wrong. The function `main` is, in fact, called by the *operating system* that runs the C program. Therefore, `main` can return a value to the operating system. Indeed, although the expression `void main(void)` is used in many programs and accepted by most compilers, some compilers object to it (because `main` returns a value to the operating system). In particular, UNIX, for which C was written, requires the value 0 to be returned to indicate successful termination of the program.

C Operators C employs the conventional arithmetic operators `+`, `-`, `*`, and `/`, which you would expect to find in most high-level languages. For example, you can write the expression,

```
x = (a + b) / (a - b) * c;
```

C's Special Operators C also defines a `%` (*modulus*) operator that returns the *remainder* of a division and discards the integer quotient; for example, `10 % 5` returns 0; whereas `12 % 5` returns 2. If you have a project (measured in days) and wish to find out how many weeks and days it will last, you might write the following (assume that `weeks`, `days`, and `project` have been declared as type integer):

```
weeks = project / 7;
days = project % 7;
```

C implements *logical operations* that act on the bits of a number. Remember that one of the strengths of C is its ability to manipulate data directly at the bit-level—important operations when dealing with I/O. The operator `&` indicates a bitwise AND, `!` indicates a bitwise NOT, `|` indicates a bitwise OR, and `^` indicates a bitwise exclusive OR (i.e., EOR). Consider the following examples of bitwise expressions in C:

```
y = GetChar(ACIA); /* read a character from the input device */
x = y & 127;        /* AND the input with 011111112 to clear any parity bit */
v = w | (x & y);    /* This is the Boolean expression w + x.y */
```

If you were to write the statements,

```
char i = 25, j = 55, k;
k = i & j;
```

the value of `k` would be given by `0110012 & 1101112 = 0100012 = 1710`. Some of these logical operators are frequently found in the looping constructs that we encounter a little later.

You can even perform binary-level *shifting* operations in C. The operator `>>` performs a right shift, and `<<` performs a left shift. For example, the expression,

```
x = y >> 4;
```

is the C equivalent of the 68000 instruction `ASR #4, D0` (assuming that integer variable `y` is in data register D0). When a signed value is shifted right, the sign-bit is preserved.

Hexadecimal values in C are written in the form `0x<value>`; for example, the 68000 instruction `MOVE.L #$F4, Y` is expressed in C as

```
y = 0xF4;
```

Using hexadecimal values when dealing with input/output ports soon becomes tedious. The 68000 assembly language programmer employs the assembly directive *equate*, `EQU`, to associate a value with a symbolic name. C's `#define` *preprocessor directive* behaves exactly like `EQU`. The following fragment of C code equates the symbolic name `ACIA_control` to the hexadecimal *value* `0x2C`, or $2C_{16}$:

```
#define ACIA_control 0x2C          /* 0x2C = 001011002 = control byte */
#define ACIA_status 0xA0          /* 0xA0 = ACIA status */

void main(void)
{
    int x = ACIA_control;          /* This is the same as int x = 0x2C */
    int y = ACIA_status;

    /* rest of function ... */
}
```

You can use octal values in C by means of the prefix 0 (zero). If you write `x = 123`, you assign the value 123_{10} to `x`. If, however, you write `x = 0123`, you assign the value $123_8 = 83_{10}$ to `x`.

C's Terse Operators C lets you express some actions in a very terse or shorthand fashion; which will, however, make the program harder to read by those not accustomed to C. A very common operation is, "Add 1 to the value of a variable;" for example, if *i* is a variable, you update *i* by writing the expression `i = i + 1`. C provides the special operator `++` to automatically increment a variable. The expression `i = i + 1` can be replaced by the expression `i++`. Similarly, the operator `--` decrements a variable. The following five examples illustrate the use of these two operators:

```
name++;      /* this is exactly the same as name = name + 1 */
day++;
year--;      /* this is exactly the same as year = year - 1 */
--year;      /* this is also exactly the same as year = year - 1 */
++abc;
```

As you can see, the operators `++` and `--` can either be prefixed or postfixed to variables. Let's have a look at the effects of postfixing and prefixing the autoincrementing operator:

```
x = 1;
y = x++;
p = 1;
q = ++p;
```

Consider the effect of `y = x++`. Variable *y* is first assigned the value of *x* (i.e., 1), and then *x* is incremented by 1. Now consider the effect of `q = ++p`. In this case, *p* is first updated by the `++` prefix, and *q* is therefore assigned the value 2. If you prefix a variable by `++`, the update takes place before the variable is used, and if you postfix a variable with `++`, the update takes place after the variable is used. The prefix and postfix notations used by these operators are analogous to the 68000's autoincrementing and autodecrementing addressing modes (e.g., `MOVE.W D0, -(a7)` and `MOVE.W (A7)+, D0`).

You have to be careful how you use the `++` and `--` operators; for example, the value x after the execution of the statement `x = x++`; is indeterminate (some compilers will update x and some will not). Similarly, the expression `x = x++ - 1` can be interpreted in more than one way.

Note that if the variable being incremented or decremented is a pointer, the increment corresponds to the size of the element being pointed at.

C employs other *compound operators* that enable the writing of *concise* expressions; e.g., the `+=`, `-=`, `*=`, and `/=` operators. The `+=` operator updates an operand by adding a value to it; for example, the expression `x = x + 2` can be written in C as `x += 2`. Similarly, the operator `-=` updates an operand by subtracting a value from it; for example, `date = date - day` can be written `date -= day`.

C also supports *multiple assignments*. You can assign a value to several variables at once as the following line demonstrates:

```
a = b = c = d = e = 0;
```

Storage Class

We have already stated that C is fairly close to the underlying architecture of the von Neumann machine. This statement is especially true when you look at C's *storage class* mechanism. In Pascal, a data element is stored somewhere in memory—end of story. In C, the systems programmer is often concerned with the *physical nature* of the memory elements.

When you declare a variable, you can also define its storage class with one of the specifiers `auto`, `register`, `static`, or `extern`. Consider the following four examples of declarations:

```
auto      int a;
register  int b;
static   int c;
extern   int d;
```

The specifier `auto` (i.e., automatic) means that the variable is no longer required once a *block* has been left (i.e., exited). Variables declared inside a function body or a block take the `auto` storage class by default.

The specifier `register` asks the compiler to allocate the variable to an on-chip register. The variable must be of a type that will fit into a register. By using a register rather than a memory location, the time taken to access the variable is very much reduced. Of course, a variable in a register cannot be accessed by means of pointers (i.e., by means of indirect-accessing modes).

Once the block using a register variable has been exited, the register is reallocated; that is, this storage class is also `auto`. The benefits you get from this specifier depend on the number of on-chip registers. However, you should appreciate that the compiler may not assign a variable to a register even if the programmer requests it.

Let's look at an example of the use of the `register` storage class to declare the variables as register-based. We will modify the simple program we introduced earlier to produce the following code. In this and successive examples we delete the header and trailer information produced by the compiler, as it is of no interest to us.

```
*1      void main (void)
* Variable i is in the D7 Register
* Variable j is in the D6 Register
```

(program continued)

```

_main
    LINK        A6,#0
*2      {
*3          register int i;
*4          register int j;
*5          i = 1;
    MOVEQ.L    #1,D7
*6          j = 2;
    MOVEQ.L    #2,D6
*7          i = i + j;
    ADD        D6,D7
*8      }
    UNLK        A6
    RTS
    END

```

The compiler generates an empty stack-frame with `LINK A6,#0` (there are no variables to go on the stack). This feature can be turned off to make code-generation more efficient.

In this case the variables *i* and *j* are allocated to registers D7 and D6, respectively.

As you can see, no space is allocated on the stack for the variables *i* and *j*; they are put in registers D7 and D6. Note that the code has created an empty stack frame with the `LINK A6,#0` instruction. The Intermetrics compiler allows you to suppress these empty stack frames. Although this stack frame does nothing, it serves a purpose—since a stack frame is created by the function (and stack frames form a linked-list), stack frames make it easy to trace the history of a program during debugging.

The specifier `static` allows a local variable to retain its previous value when a block is reentered; that is, the variable's *lifetime* is the same as the program's lifetime. This storage class has the opposite effect to `auto`. Suppose you want to count the number of times a function is called. By creating a static variable and incrementing it in the function, it will record the number of function calls. Consider the following example:

```

void error_record(void)
{
    static int call_count = 1; /* define and initialize a static integer */
    call_count++;             /* note how many times we call this function */
    .
    .
    .
}

```

You might think that `call_count` is permanently either 1 or 2, because it is always initialized and then incremented within the function. However, a static variable is initialized only once, when it is first created. In this case, `call_count` will be initialized and set to 1 and then incremented by 1 after each successive call. It is the *compiler* that initially sets the value of `call_count` to 1.

The specifier `extern` (i.e., external) indicates that the variable is defined outside the block and therefore extends the scope of the external definition to the current block. This specifier enables you to declare the same global variable in two or more separately written modules. When the linker that combines modules encounters a variable specified as `extern`, the linker knows that the variable is global and is defined elsewhere. We do not use the `extern` specifier in this chapter.

Access Modifiers C has two further modifiers that can be used in declarations. Some variables “change on their own;” for example, the status register in a serial interface

device might indicate whether an error condition exists. If a fault develops on the interface, the error bit in the status register automatically changes state. Because compilers sometimes put variables in data registers, a C compiler must be told not to put variables that can change in registers. C employs an *access modifier* called `volatile` to force compilers to handle such variables appropriately, as the following example demonstrates:

```
volatile char IO_error; /* The variable IO_error can be changed externally */
```

Another access modifier, `const`, indicates that a variable may not be changed during the execution of a program. If you declare a variable `height` as

```
const int height = 20; /* The value of height cannot be changed */
```

the program cannot modify the value of `height`. By using the `const` access modifier you can ensure that a variable cannot be changed *unintentionally* by the programmer. However, a variable specified as `const` can be changed *externally*; for example, the value may be changed as a result of an I/O or operating system operation that is external to the C program.

Type Conversion C is a *typed language* in the sense that each data object it manipulates is associated with a *type*; for example, integer, real, and character. A *strongly typed* language permits operations on data that are appropriate only to their type. If x and y have both been declared as type integer, the operation $x + y$ is permitted. If, however, x is a real number of type `float` and y is an integer, a strongly typed language would reject $x + y$, because one operand is real and the other an integer. Recall how the assembly language programmer deals with this problem:

X	DS.L	1	Reserve a longword for X
Y	DS.W	1	Reserve a word for Y
	MOVE.L	X,D0	Copy the longword X to register D0
	ADD.W	Y,D0	Add the word Y to register D0

As you can see, we are adding a 16-bit word value to a 32-bit longword value, which may result in an error. For example, $\$12341234 + \$FFFF$ gives the incorrect result $\$12341233$. A better approach is to write,

	MOVE.W	Y,D0	
	EXT	D0	Sign-extend the contents of D0 to 32 bits
	ADD.L	X,D0	

The `EXT D0` instruction sign-extends X to 32 bits.

C sometimes automatically deals with operations on mismatched types; it converts the type of the least precise variable into the type of the most precise variable. If x is a short integer and y is a long integer, the compiler deals with the addition $x + y$ by converting (or *casting*) a temporary value of x to a long integer and then adding this value to y . The value of x , itself, is not changed. Automatic type conversion is invisible to the programmer and is called *type conversion*, *type promotion*, or *widening*.

Although automatic type conversion takes place in assignments and the evaluation of expressions, the programmer can force *explicit* type conversions, called *casts*. In order to cast x as a new type, `new_type`, the expression `(new_type) x` is used. If you wish to cast integer x as 32-bit-long integer, you write `(long int) x`. Note that the cast determines

how a variable is used in the evaluation of an expression; it does *not* affect the *actual* variable.

The priority of the cast operator is higher than that of dyadic operators, so the statement `(double) i + x` is interpreted as `((double) i) + x` rather than `(double)(i + x)`. In other words, the variable *i* is cast as a double-precision floating-point value, and then the value of *x* is added to it. Consider the following example:

```
x = (char)('A' + 1);
```

This forces the value of `('A' + 1)` to be of type `char`. We will meet the `cast` operator again when we introduce pointer variables.

Conditional Expressions

C provides *conditional constructs* similar to those found in other high-level languages, such as Pascal. Consider the `if...then...else` construct, which is written in C in the form,

```
if (expression) statement_1; else statement_2;
```

where `expression` yields the value *true* or *false*, and `statement_1` and `statement_2` are two C statements. In fact, C does not implement Boolean data types; the value *false* is represented by 0, and the value *true* is represented by any nonzero value. When we talk about values being true or false we really mean not-zero or zero, respectively. The following example illustrates a conditional expression; note that the syntax requires a semicolon before the `else` part:

```
if ( x > y)
    a = b;
else
    a = c;
```

Table 3.2 lists some of the relational operators that can be used in conditional expressions. Note that the conditional test for equality is `==` and not `=`. If you write `(x = 5)` you are *assigning* 5 to *x*; if you write `(x == 5)` you are *comparing* *x* with 5 and do not modify the value of *x*. Moreover, the expression `if (x = 5)` returns the value *true*, because the value 5 is assigned to *x*, and C regards a nonzero value as true in a Boolean expression.

Consider the logical expression `(x > y) &&(x < z)`, which is true if *x* is greater than *y* and *x* is less than *z*. This expression returns either the value *true* or *false* (remember

Table 3.2
Some operators
can be used in
mathematical
expressions

Operator	Meaning
<	Less than
<=	Less than or equal to
>	Greater than
>=	Greater than or equal to
==	Equal to
&&	Logical AND
	Logical OR
!=	Not equal to
!	NOT

that in C, true is represented by nonzero and false by 0). If x is greater than y , and x is less than z , the value returned is *true*. Note carefully the difference between C's operators `&` and `&&`. The value of `5&6` is 4, because it is obtained by the bitwise ANDing of two binary values; that is, $101_2 \text{ AND } 110_2 = 100_2$. However, the value of `5&&6` is true, because 5 is true and 6 is true.


C is said to "short-circuit" logical expressions. If you write `P && Q`, C first evaluates the value of P, because C evaluates logical expressions from *left to right*. If P is false, the rest of the expression is not evaluated. This is important because the logical expression `(x > y) && (x = 4)` is short-circuited if x is less than or equal to y . However, if x is greater than y , the assignment `(x = 4)` is executed, and 4 is assigned to x . Short-circuiting also occurs for OR expressions.

It is possible to construct more complex conditional statements by *nesting* `if` statements. Let's look at the following example:

```
if (x == 4)
    y = 10;
else if (x == 5)
    y = 12;
else y = 13;
```

Each `else` refers to the closest preceding `if` that does not have an `else`. Figure 3.8 provides a flowchart to demonstrate the effect of this nested `if`.

Figure 3.8
Interpreting the
nested IF



C implements an alternate terse form of the `if...then...else` construct that uses the *ternary operator*, `?`, so-called because it takes *three* arguments as the following statement demonstrates:

```
Expression1 ? Expression2 : Expression3;
```

`Expression1` is first evaluated to return the result *true* or *false*. If the result is true, `Expression2` is evaluated to give the value of the entire statement, and if the result is false, `Expression3` is evaluated to give the value of the entire statement. Consider the following example:

```
x = (p > q) ? 20 : 30;
```

This statement has the same effect as

```
if (p > q)
    x = 20;
else
    x = 30;
```

We can use the `?` operator to generate the modulus of a number (i.e., strip the sign), as follows:

```
x = (x > 0) ? x : -x;
```

Let's have another look at the relationship between C and assembly language and compile a program to generate a modulus:

```
void main (void)
{
    int x = 4;                /* Set up a dummy value for x */
    x = (x > 0) ? x : -x;     /* If x > 0 then x = x else x = -x */
}
```

The compiled code generated by this program is

```
*1      void main (void)
* Variable x is at -2(A6)
_main
    LINK      A6,#-2
*2      {
*3          int x = 4;
          MOVE      #4,-2(A6)
*4          x = (x > 0) ? x : -x;
          CLR       D1
          CMPI      #4,D1
          BGE       L10001
          MOVEQ.L   #4,D1
          BRA.S     L10000
L10001  MOVE      -2(A6),D1
          NEG       D1
L10000  MOVE      D1,-2(A6)
*5      }
          UNLK      A6
          RTS
          END
```

The compiler allocates storage to the variable *x* with the `LINK A6,#-2` instruction that reserves a word on the stack frame.

Whenever you see the effective address specified by `-2(A6)`, the compiler is accessing the variable *x*.

The compiler cannot create “meaningful” labels and chooses names like `L10000`, `L10001`, etc.

Loops and Iteration in C

C has conventional looping constructs: `for`, `while`, and `do...while`. Let's begin with the `for` construct, which has the syntax,

```
for (initial; condition; increment)
    statement;
```

The construct `(initial; condition; increment)` defines the starting point of the loop, its termination, and the size of the increment in the loop variable. The `statement;` provides the body of the loop. If the loop employs more than one statement, the body of the loop must be explicitly delimited by braces, as it is here:

```

for (initial; condition; increment)
{
    statement1;
    statement2;
    statement3;
    .
    .
    .
}

```

Note that the loop is terminated when the tested condition is *false*. Consider a program to add together the consecutive integers from 0 to 9:

```

void main (void)
{
    int i, x = 0, n = 10;
    for (i = 0; i < n; i++)
        x = x + i;
}

```

The statement `i = 0;` initializes the loop variable and presets it to 0. Note that we have to use an `int i;` statement to declare the loop variable *i* before we enter the loop.

The expression `i < n;` defines the condition that allows the loop to *continue*. The loop *terminates* when the condition is not true (i.e., when *i* is no longer less than *n*). The statement `i++;` indicates that the loop variable is incremented by 1 on each pass through the loop. We could have written either `i++` or `++i`. Some programmers prefer the `for` construct to other looping mechanisms because it places the loop variable, its initial value, the termination condition, and the increment value all at the top of the loop.

The while Construct The `while` construct has the format,

```

while (expression)
    statement;

```

The expression is evaluated, and if true, the statement is executed. If the condition tested is false, the `while` loop is terminated. In the following example, a character is read from the keyboard (using the function `getchar`) until a carriage return is detected. The hexadecimal value of carriage return is `0x0D`. The relational operator `!=` means *not equal to*.

```

#define CarriageReturn 0x0D          /* use #define to relate a constant to a value */
void main (void)
{
    char x = 0;
    while (x != CarriageReturn)
    {
        x = getchar();                /* get some input */
        .                             /* process the input */
        .
        .
    }
}

```

Note that we have to give `char x` a dummy value before entering the loop. In this example, the statement forming the body of the loop is a compound statement enclosed by braces.

By the way, the expression `while(condition)` has exactly the same effect as the expression `for(; condition ;)`. You can use the construct `while (1) {statement;}` as a “do forever” loop.

Another C looping mechanism is the `do statement while (condition)` construct. In this case, the body of the loop is executed before the condition is evaluated. If it is true the loop is repeated, and if it is false the loop is exited. The syntax of this construct is

```
do
{
    statement1;
    statement2;
    .
    .
    .
}
while (expression);
```

The `do...while` loop tests the exit condition at the *end* of a loop, and therefore the loop is always executed at least once—unlike the `while` loop. The `do...while` loop is similar to Pascal’s `repeat...until` loop. In practice, over 90 percent of loops employ the `while` construct, rather than the `do...while`.

The Switch Construct C implements a construct called the `switch` statement that allows you to select a course of action depending on the value of a variable. This is really a form of extended `if`. The general form of the `switch` statement is

```
switch (variable)
{
    case constant1: statement1;
    case constant2: statement2;
    case constant3: statement3;
    .
    .
    default:      statement;
```

The `variable` is matched, in turn, with each of the constants labeled by `case`. If a match is found, the associated statement is executed. The `default` in a `switch` construct is optional and represents the case in which no match is found. However, once a statement has been executed, the following statements are also executed. Consequently, an exit from a `case` statement must normally be forced by using a `break` statement to jump out of the `switch`, as the following example demonstrates:

```
switch (power)
{
    case 1: y = x;      break;
    case 2: y = x*x;    break;
    case 3: y = x*x*x;  break;
}
```

Consider the following example of a function that converts a numeric mark into a grade letter. Note that we have not dealt with the `return (grade)` statement yet—we will soon see that it passes a value from a function to the calling program.

```
char get_grade(int mark)
{
    char grade;
    switch (mark/20)
    {
        case 0: grade = 'E'; break;
        case 1: grade = 'D'; break;
        case 2: grade = 'C'; break;
        case 3: grade = 'B'; break;
        case 4: grade = 'A'; break;
    }
    return (grade);
}
```

The mark is divided by 20 to produce one of five integers in the range 0 to 4. In each case, the grade is assigned by the appropriate case; for example, if `mark/20` is evaluated as 2, `grade` is assigned the value "C." In this example, the `break` statement forces a termination of the `switch` and an exit from the construct.

Some programmers lay out the `switch` statement in a slightly different fashion, as the following fragment of code demonstrates:

```
switch (mark/20)
{
    case 0:
    {
        grade = 'E';
        break;
    }
    case 1:
    {
        grade = 'D';
        break;
    }
    .
    .
}
```

The `break` and `goto` Statements The `break` statement is used to break out of a loop or a `switch` construct. Some programmers believe that the use of `break` or `exit` defeats the goals of structured programming; that is, a module should have only a *single* exit point. However, there are times when the strict application of structured programming methods hinder both clarity and efficiency.

C implements the statement that is regarded as anathema to structured programming—the `goto`, the format of which is `goto <label>`. The way to use `goto` is

```
/* problem found */
goto exit_part;
```

(program continued)

```

.           /* these are the statements that are skipped by the goto */
.
exit_part: ...      /* deal with the problem */

```

Control is passed to the statement preceded by the label that is terminated by a colon. Sometimes it is necessary to skip to a certain point in a function, and the `goto` statement can efficiently achieve this. The following fragment of code has nested `for` loops and `if` statements. Suppose something goes wrong in the center of all this code—the `goto` statement provides a simple means of jumping out and dealing with the problem.

```

for (i = 0; i < 12; i++)
{
    for (j = 0; j < k; j++)
    {
        if (g > h)
        {
            a = b;
            y = ReadStatus(a);
            if (y == 0) goto abandon_input;    /* escape if input goes wrong */
        }
        else
        {
            if (p < q)
            {
                a = 4;
            }
        }
    }
}
abandon_input:      /* deal with the problem here */

```

Returning a Value from a Function

A function is often *invoked* to perform an operation on data. Consider the function `sqrt(x)`, which calculates the square root of x . We need to pass the input parameter x to the function and receive back the square root of x . C's `return expression` statement provides a simple means of getting a result from a function. As its name suggests, it returns an expression from a function. The type of the expression returned is the type defined in the function header; for example, the function `char data(int x)` returns a character. The default return type is an integer, `int`.

Consider the following function, `adder`, that adds together two integers and *returns* their sum:

```

int adder(int x, int y)    /* this returns an integer to the calling function */
{
    return x + y;          /* return sum of x and y to the calling program */
}

void main (void)
{
    register int a, b, c;  /* assign variables a, b, and c to registers */
    a = 1; b = 2;          /* provide some dummy values for a and b */
    c = adder(a, b);        /* c is assigned the integer returned by adder */
}

```

The function, `adder`, has two *formal* parameters *x* and *y* that are declared in the function's header. The formal parameters *x* and *y* behave like local variables within the function. When the function is called, the values of the formal parameters *x* and *y* are replaced by the values of the actual parameters—in this case *a* and *b*. We now compile this program and look at how the `return` statement works:

```
*1      int adder(int x, int y)
* Parameter x is at 8(A6)
* Parameter y is at 10(A6)
  _adder
      LINK    A6,#0
*2      {
*3          return x + y;
      MOVE    8(A6),D1
      ADD     10(A6),D1
      MOVE    D1,D0
*4      }
      UNLK    A6
      RTS
```

Note how the parameters are accessed from the main's stack frame at locations 8(A6) and 10(A6). The result is stored in D0.

```
*5      void main (void)
* Variable a is at -2(A6)
* Variable b is at -4(A6)
* Variable c is at -6(A6)
  _main
      LINK    A6,#-6
*6      {
*7          int a, b, c;
*8          a = 1, b = 2;
      MOVE    #1,-2(A6)
      MOVE    #2,-4(A6)
*9          c = adder(a, b);
      MOVE    #2,-(A7)
      MOVE    #1,-(A7)
      JSR     _adder
      MOVE    D0,-6(A6)
*10     }
      UNLK    A6
      RTS
```

Variables *a* and *b* are pushed on the stack prior to the function call.

The statement `c = adder(a, b)` causes the two parameters to be pushed on the system stack pointed at by A7. The first parameter is pushed by `MOVE #1, -(A7)` and the second by `MOVE #2, -(A7)`. Note how this compiler does not get the parameters from the stack frame, but uses their literal values. The subroutine `adder` is then called by `JSR _adder`.

The subroutine `_adder` creates an empty stack frame with `LINK A6, #0`. The frame-pointer A6 is used to retrieve a parameter from the stack with `MOVE 8(A6), D1` and then add the second parameter with `ADD 10(A6), D1`. The result in D1 is passed back to the calling program via register D0. `UNLK A6` collapses the stack frame prior to executing a return from subroutine.

Figure 3.9 demonstrates the way in which the stack is used during the execution of this simple program. The function `_main` creates a stack frame of size 6 by means of the operation `LINK A6, #-6`. In Figure 3.9(e) you can see that the two variables `a` and `b` on the stack frame are at addresses +8 and +10 with respect to the *current* value of `A6`, respectively.

The statement `return a + b` causes the function to return the sum of `a` and `b`. Since the function returns a *value*, the statement `c = adder(a, b)` can be used to assign the value `temp` to the variable `c`.

This program creates a stack frame of *zero* length in the function `adder`. We have already mentioned why we might wish to create a zero-length stack frame—let's elaborate. Figure 3.10 demonstrates the effect of three consecutive function calls, each with a zero-byte stack frame. Since a `LINK A6, #0` operation has the effect of pushing the

Figure 3.9
Use of the stack
during the
execution of
a program





Figure 3.10 Linked list of stack frames

old A6 onto the stack and setting the current A6 to point to the previous value, the effect is to create a linked list; that is, each value of A6 on the stack points to the previous value. You can use this feature when debugging a program because you can trace the subroutine history of the program via the frame pointer.

Examples The `return` statement can often be combined with C's ternary operator to create an elegant construct. The following line returns `y` if `x == 1` and `y2` if `x != 1`:

```
return (x == 1 ? y : y*y);
```

The next example demonstrates a function that counts the numbers of bits set to 1 in an integer; such a function might be used to compute the parity of a string of bits.

```
int count_bits(int n)          /* count the number of 1's in integer n */
{
    int ones_count = 0;        /* create and initialize a counter */
    for (; n != 0; n >>= 1)    /* n is shifted one place right on each pass */
        ;                     (program continued)
```

```

    { if (n & 1)
        ++ones_count;
    }
    return ones_count;
}

```

The increment in the loop variable is expressed as $n \gg= 1$, which is the terse form of $n = n \gg 1$ (i.e., shift n one place right). The body of the loop contains an `if` statement that ANDs the integer n with $000 \dots 01_2$ to give the value 1 if the right-most bit is one, and 0 if it is not. If we convert this function into a program by adding a `main` function, we get the following output from a compiler:

```

*1    int count_bits(int n)
*    Parameter n is at 8(A6)
*    Variable ones_count is at -2(A6)
_count_bits
    LINK    A6,#-2
*2    {
*3        int ones_count = 0;
    CLR     -2(A6)
*4        for (; n != 0; n >>=1)
    BRA     L1
L2
*5        { if (n & 1)
    MOVE     8(A6),D1
    BTST.L   #0,D1
    BEQ      L3
*6            ++ones_count;
    ADDQ     #1,-2(A6)
*7        }
L3
*(see line 4)
    MOVE     8(A6),D1
    ASR      #1,D1
    MOVE     D1,8(A6)
L1    TST     8(A6)
    BNE.S    L2
*8        return ones_count;
    MOVE     -2(A6),D0
*9    }
    UNLK     A6
    RTS

*10
*11    void main(void)

*    Variable x is at -2(A6)
*    Variable y is at -4(A6)
_main
    LINK     A6,#-4
*12    {

```

A stack frame is created to hold `ones_count`.

The `if` statement uses a bit test to test the least significant bit of n .

If that bit is 1, the value of `ones-count` is incremented.

Here is where the loop counter gets incremented by $n \gg= 1$.

This is where the loop counter gets tested.

```

*13      int x = 1234, y;
          MOVE    #1234,-2(A6)
*14      y = count_bits(x);
          MOVE    #1234,-(A7)
          JSR     _count_bits
          MOVE    D0,-4(A6)
*15      }
          UNLK    A6
          RTS

```

This is the main function that calls `ones_count`. The integer whose 1's are counted is 1234.

Let's look at another example of the `return` statement that makes good use of C's logical operators. An operation that you might have to perform when designing an interface is to read a character and then test whether it is alphanumeric (i.e., determine whether it is in the range 'a' to 'z' or 'A' to 'Z' or '0' to '9'). The following function takes a character as an input parameter and returns it if it is alphanumeric. Otherwise, it returns the null character. ASCII characters are 7 bits and therefore the most significant bit of the byte from the input port must be stripped off; the most significant bit is often used as a parity bit.

```

char Is_Alphanumeric(char input)
{
    input = input & 127; /* ANDing with 127 = 011111112 clears bit 7 */
    if ( ((input >= 'a') && (input <= 'z'))
        || ((input >= 'A') && (input <= 'Z'))
        || ((input >= '0') && (input <= '9'))
    )
        return input;
    else return '\0';
}

```

Note the use of the operators `&&` for AND and `||` for OR in the logical expression. The constant `'\0'` represents the null character in C. We add a `main` function and compile this program to demonstrate how the 68000 code for a complex logical expression is generated.

```

*1      char Is_Alphanumeric(char input)
* Parameter input is at 8(A6)
_Is_Alphanumeric
    LINK    A6,#0
*2      {
*3      input = input & 127; /* ANDing with 127 = 011111112 clears bit 7 */
    MOVE.B  9(A6),D1
    ANDI.B   #127,D1
    MOVE.B   D1,9(A6)
*4      if ( ((input >= 'a') && (input <= 'z'))
    CMPI.B   #97,D1
    BCS      L10001
    CMPI.B   #122,D1
    BLS      L10000
L10001 CMPI.B  #65,9(A6)
    BCS      L10002

```

(program continued)

```

        CMPI.B  #90,9(A6)
        BLS     L10000
L10002  CMPI.B  #48,9(A6)
        BCS     L1
        CMPI.B  #57,9(A6)
        BHI     L1
L10000
*5          || ((input >= 'A') && (input <= 'Z'))
*6          || ((input >= '0') && (input <= '9'))
*7          )
*8          return input;
        MOVE.B  9(A6),D0
        BRA     L2
L1
*9          else return '\0';
        CLR     D0
L2
*10         }
        UNLK    A6
        RTS
*11  void main (void)
*  Variable x is at -1(A6)
_main
        LINK    A6,#-2
*12        {
*13          char x = 'A';
        MOVE.B  #65,-1(A6)
*14          Is_Alphanumeric(x);
        MOVE    #65,-(A7)
        JSR     _Is_Alphanumeric
*15        }
        UNLK    A6
        RTS

```

Arrays An *array* (or table or matrix) is a data structure that contains a collection of elements of the same type. C supports single- and multidimensional arrays. An array *x* of ten integer elements can be declared in the following way:

```
int x[10];
```

In C, array elements always begin with element 0; for example, the first element of array *x* is *x*[0], and the tenth element is *x*[9]. Note that arrays in Pascal begin with element 1 rather than element 0. Suppose you want to create an array of squares such that *square*[*i*] = *i*², for *i* = 0 to 99.

```

void main (void)
{
    int i;
    int square[100];
    for (i = 0; i < 100; i++)
        square[i] = i * i;
}

```

Just as you can initialize simple scalar variables, you can initialize all the elements of an array. The statement,

```
int table[10] = {3, 5, 9, 3, 5, 6, 8, 2, 0, 1};
```

both declares an array of ten integers and sets the values of the elements from `table[0]` to `table[9]` to 3, 5, 9, etc. You can even use initialization to implicitly declare the size of an array. Consider the expression,

```
char name[ ] = {'A', 'l', 'a', 'n'};
```

The array, `name[]`, is given the size 4, because there are four characters in the initialization.

We now show how arrays are handled at the machine level. The program following declares an array `x` of ten integers and then clears each element in the array by setting it to 0.

```
void main (void)
{
    int x[10];
    register int i;                /* keep counter i in a register */
    for (i = 0; i < 10; i++)
        x[i] = 0;
}
```

The output from the compiler is as follows:

```
* Variable x is at -20(A6)
* Variable i is in the D7 Register
_main
    LINK    A6,#-20
*2      {
*3      int x[10];
*4      register int i;
*5      for (i = 0; i < 10; i++)
          CLR    D7
          BRA    L1
L2
*6      x[i] = 0;
          MOVE   D7,D1
          ADD    D1,D1
          CLR    -20(A6,D1.W)
*(see line 5)
          ADDQ   #1,D7
L1      CMPI    #10,D7
          BLT.S  L2
*7      }
          UNLK   A6
          RTS
          END
```

The compiler uses the instruction `LINK A6,#-20` to create a stack frame of ten 2-byte locations for the array `x[10]`.

Note how the elements of `x` are accessed by address register indirect addressing using data register `D1` as an index.

Let's look more closely at the how the compiler allocates storage. Compilers employ *dynamic data structures* accessed via *pointers* rather than static data structures with absolute addresses. In this example, the `LINK A6,#-20` instruction reserves a stack frame

of 20 bytes; that is, ten 16-bit words. This stack frame holds the array of ten integers, x , that can be accessed via the frame-pointer in address register A6. When the body of the loop is executed, the integer at location $-20(\text{A6}, \text{D1.W})$ is cleared. On each pass through the loop, the address offset in D1 is incremented by 2. Loop counter D7 is first incremented by 1 by means of `ADDQ #1, D7`. Then the contents of D7 are copied to D1 and multiplied by 2 by means of `ADD D1, D1`.

C supports arrays with more than one dimension; a two-dimensional array is defined in the following way:

```
<type> <name>[max_rows][max_cols];
```

Note that the two-dimensional array is stored in *row order*; that is, the rows are stored one after another in memory. For example, the statement,

```
char table [4][5];
```

defines a 4-row by 5-column array. The elements in this array are

```
table0,0 table0,1 table0,2 table0,3 table0,4
table1,0 table1,1 table1,2 table1,3 table1,4
table2,0 table2,1 table2,2 table2,3 table2,4
table3,0 table3,1 table3,2 table3,3 table3,4
```

These elements are stored in memory in the order,

```
table0,0, table0,1, table0,2, table0,3, table0,4, table1,0, table1,1,
table1,2, table1,3, table1,4, table2,0, table2,1, table2,2, table2,3,
table2,4, table3,0, table3,1, table3,2, table3,3, table3,4
```

You can initialize two-dimensional arrays exactly like one-dimensional arrays—all you have to do is to provide a sequence of rows. The following example initializes a 3 by 2 array with the rows 1,2; 1,4; and 3,2:

```
int x [3][2] = {{1,2},{1,4},{3,2}}
```

The array x looks like

```
1 2
1 4
3 2
```

To create an array of powers i , i^2 , i^3 , i^4 , and i^5 of the integers from 1 to 10, we write the following code:

```
void main (void)
{
    int i, j;
    long int powers[10][5];
    for (i = 1; i < 11; i++)
        powers[i-1][0] = i;
        for (j = 1; j < 5; j++)
            powers[i-1][j] = powers[i-1][j-1] * i;
}
```

In the next example, we employ a simple *bubble sort* to arrange an array of ten integer values in descending order. The bubble sort is one of the simplest sorting algorithms. The array to be sorted in descending order is scanned element-by-element in order from

The next example provides a fragment of code to perform matrix multiplication. If A is an m -row by n -column matrix, and B is an n -row by p -column matrix, the product of $A \cdot B$ is an m -row by p -column matrix whose general term $c_{i,j}$ is given by

$$c_{i,j} = \sum a_{i,k} \cdot b_{k,j} \quad \text{for } k = 0 \text{ to } n - 1$$

```
void main(void)
{
    int A[3][4], B[4][2], C[3][2];
    int i, j, k;
    for (i = 0; i < 3; i++)
        for (j = 0; j < 2; j++)
        {
            C[i][j] = 0;
            for (k = 0; k < 4; k++)
                C[i][j] = C[i][j] + A[i][k] * B[k][j];
        }
}
```

String Arrays C implements a special type of one-dimensional array called a *string*. A string is an array of characters terminated by the null character; that is, you must declare a string array to have a size one more than the maximum number of characters it is to hold. Consider the following:

```
char name[6] = "Jones";
```

A string constant is indicated by double quotes, whereas a character is indicated by single quotes. The difference between the *character* 'a' and the *string* "a", is that the former is a single character and the latter is an array of two characters (the first is *a* and the second is null). By the way, the null character is represented by the special symbol `\0` in C.

You can use C's terse autoincrementing and decrementing modes to access the elements of an array. Consider the following two statements:

```
p = month[i++];
r = month[++i];
```

In the first case, the old value of i is used to access element `month[i]` and assign its value to p . The value of i is then incremented; that is, this code is equivalent to

```
p = month[i];    /* read the ith element of month */
i = i + 1;        /* increment the month */
```

In the second case, the value of i is first incremented and the value of `month[i+1]` (where i is the old i) is assigned to r . This code is equivalent to

```
i = i + 1;        /* increment the month */
r = month[i];     /* read the ith element of month */
```

Pointers and C

A pointer is a variable that contains an address. You can write programs in some languages without ever having to understand the nature and use of pointers, but this certainly is not true of C. Indeed, C is famous for being *pointer-oriented*.

Before dealing with pointers in C, let's review the use of pointers in 68000 assembly language. Consider first a fragment of low-level language that implements $z = x + y$. In this case, all variables are located at absolute memory locations.

```

        ORG      $400
        MOVE.B   X,D0
        ADD.B    Y,D0
        MOVE.B   D0,Z
        ORG      $1000
X       DS.B     1          Reserve a byte for variable x
Y       DS.B     1          Reserve a byte for variable y
Z       DS.B     1          Reserve a byte for variable z
        END      $400

```

If we assemble this low-level source code, the assembler generates the following listing file:

```

1  00000400                                ORG      $400
2  00000400 103900001000                    MOVE.B   X,D0
3  00000406 D03900001001                    ADD.B    Y,D0
4  0000040C 13C000001002                    MOVE.B   D0,Z
5  00001000                                ORG      $1000
6  00001000 00000001          X:   DS.B     1
7  00001001 00000001          Y:   DS.B     1
8  00001002 00000001          Z:   DS.B     1
9              00000400                    END      $400

```

As you can see, when we write the instruction `MOVE.B X,D0`, the assembler generates the object code `$103900001000`. The 32 least significant bits of this 6-byte op-code are `$00001000` and represent the *address* of the location containing the value of X. When the programmer refers to X, he or she is referring to the *memory location* that contains the *value* of X.

Suppose we rewrite this code using address register indirect addressing to access the three variables, as in the following:

```

        ORG      $400
        LEA      X,A0
        MOVE.B   (0,A0),D0
        ADD.B    (1,A0),D0
        MOVE.B   D0,(2,A0)
        ORG      $1000
X       DS.B     1
Y       DS.B     1
Z       DS.B     1
        END      $400

```

The instruction `LEA X,A0` loads A0 with the *address* of X. Address register A0 therefore *points at* the location of X. When the *value* of X is accessed, the instruction `MOVE.B (0,A0),D0` accesses the data at the location pointed at by A0. We are now accessing an operand indirectly via a pointer (i.e., the address in A0).

Creating a Pointer in C Pointer-based addressing in 68000 assembly language is easy to understand because you know that address registers act as pointers: whenever you see an operand-effective address expressed as (Ai), you know that Ai is acting as a pointer. In C, you have to indicate explicitly that a variable is an address. Consider the following C declarations where x is an integer variable and y is a pointer to x:

```
int x;
int *y;
```

There are two noteworthy points about these declarations; first, the *operator* * indicates a *pointer*, and second, the pointer is declared as type integer. You might think that the value of a pointer is an address and therefore does not have the same type as the element at which it is pointing. This is, of course, perfectly true. However, C requires you to declare pointers to be the same type as the data they access for a very good reason—the compiler needs to know the size of each object pointed at.

When you put an asterisk in front of a pointer, you are said to be *dereferencing* the pointer (i.e., accessing the data being pointed at). For example, the expression `p = *q` means “Assign the value pointed at by pointer q to variable p.” If the q were in address register A0, the operation would be expressed in assembly language as `MOVE (A0), p`.

Having created a pointer, you have to initialize it. In order to *bind* pointer y to x, you must perform the operation,

```
y = &x;
```

The & operator yields the address of a variable (i.e., the statement is read as, “Assign the address of variable x to the pointer y”). In practice, the C programmer would probably not choose the name y as a pointer to x, but *x_ptr*, *Px*, or some other name that indicates to the reader that it is a pointer. A programmer often combines the declaration of a pointer with its initialization as follows:

```
int x = 12;           /* declare x as an integer variable with the value 12 */
int *P_x = &x;        /* declare P_x as a pointer to integer x */
```

By the way, the value of `*&x` is, of course, x. Why? Suppose that x is located in address 1000 in memory. The value of `&x` is 1000. The value of `*1000` is x.

We can further illustrate the connection between pointers in C and pointers in 68000 assembly language by the following comparisons:

C code	68000 code
<code>x = *y;</code>	<code>MOVE (A0), D0</code> where x is in D0 and y is in A0
<code>a = &b;</code>	<code>LEA B, A0</code> where a is in A0

Let’s experiment with pointers in C and then look at the code generated by a compiler. The following fragment of code is entirely meaningless; we just want to see what happens when we play with pointers:

```

void main (void)
{
    int x = 5;           /* define and initialize an integer variable x */
    int *P_x;           /* define a pointer to an integer */
    int y1;             /* define an integer variable y1 */
    long int y2, y3;     /* define long integer variables y2 and y3 */
    long int *P_y2;      /* define a pointer to a long integer */
    P_x = &x;           /* P_x now points to integer x */
    y1 = 10 + x;         /* add 10 to the value of integer x */
    y2 = 10 + P_x;       /* add 10 to the pointer to x, P_x */
    P_y2 = &y2;          /* P_y2 points to long integer y2 */
    y3 = 10 + P_y2;      /* add 10 to P_y2 which is the pointer to y2, */
}

```

This fragment of C code produces the following output from the C cross-compiler:

```

*1      void main (void)
* Variable x is at -2(A6)
* Variable P_x is at -6(A6)
* Variable y1 is at -8(A6)
* Variable y2 is at -12(A6)
* Variable y3 is at -16(A6)
* Variable P_y2 is at -20(A6)
_main
    LINK      A6,#-20
*2      {
*3          int x = 5;           /* define and initialize integer variable x */
    MOVE      #5,-2(A6)
*4          int *P_x;           /* define a pointer to an integer */
*5          int y1;             /* define an integer variable y1 */
*6          long int y2, y3;     /* define long integer variables y2 and y3 */
*7          long int *P_y2;      /* define a pointer to a long integer */
*8          P_x = &x;           /* P_x points to integer x */
    LEA.L     -2(A6),A4
    MOVE.L    A4,-6(A6)
*9          y1 = 10 + x;         /* add 10 to the value of integer x */
    MOVEQ.L   #5,D1
    ADDI      #10,D1
    MOVE      D1,-8(A6)
*10         y2 = 10 + P_x;       /* add 10 to the pointer to x, P_x */
    LEA.L     20(A4),A0
    MOVE.L    A0,-12(A6)
*11         P_y2 = &y2;         /* P_y2 points to long integer y2 */
    LEA.L     -12(A6),A4
    MOVE.L    A4,-20(A6)
*12         y3 = 10 + P_y2;      /* add 10 to the pointer to y2 */
    LEA.L     40(A4),A0
    MOVE.L    A0,-16(A6)
*13     }
    UNLK      A6
    RTS

```

All the variables we declared (integer values and pointers) are stored on the stack frame pointed at by A6. A variable takes 4 bytes if it is a pointer, 2 bytes if it is an integer, and 4 bytes if it is a long integer.

The integer variable x is stored in the stack frame at address -2 relative to the frame-pointer in register A6. The assignment $P_x = \&x$ is implemented by the instruction `LEA.L -2(A6),A4`, which puts the address of x in A4, and `MOVE.L A4,-6(A6)`, which copies it to P_x 's location in the stack frame.

The statement $y1 = 10 + x$, which adds 10 to the value of x , is implemented by loading D1 with 5, adding the value 10 to D1, and then storing the result in $y1$'s location in the stack frame at $-8(A6)$. Note that the compiler “chooses” to use the literal value 5 for x , rather than retrieve x (which is 5) from the stack frame. This is an example of compiler optimization.

The statement $y2 = 10 + P_x$, which adds 10 to the pointer to x , is implemented by the 68000 instruction `LEA 20(A4),A0`. Is this correct? A4 contains the pointer to x and this code adds 20 to it to give the value $20 + P_x$. There is method in the compiler's madness. The pointer P_x has been defined as type `int`. Therefore, when you add 10 to it, the compiler assumes that you are skipping past ten 16-bit integers (i.e., 20 bytes in all). If you examine the code, you'll see that when we add ten to P_y2 (increment a pointer to a *long integer* by 10), the compiler adds 40 to the pointer.

Using Pointers Before we look at the relationship between pointers, functions, and assembly language, we provide some examples of the application of pointers in I/O operations. Consider the following example of a simple polling loop written in C:

```
void main(void)
{
    int x;
    int *P_port;
    P_port = (int*) 0x4000;
    do {} while ((*P_port & 0x0001) == 0);
    x = *(P_port + 1);
}
```

/* create a pointer to the port */
/* set the pointer to the port */
/* wait for port to be ready */
/* read data 2 bytes beyond the base */

We declare a variable, `*P_port`, that points at the memory-mapped input/output port in memory. Memory-mapped I/O devices are connected to the processor's memory and appear to the programmer exactly like any other memory location. We deal with I/O ports in detail in Chapters 8 and 9. However, you should appreciate that writing device-drivers in C requires care—you have to be careful to map C's data elements onto those of the I/O device. For example, you might run into problems if you attempt word accesses to byte-wide ports.

The address of this port is 4000_{16} , (i.e., I/O is performed via memory location 4000_{16}). Consequently, pointer `P_port` must be set to the value $0x4000$. Compilers do not let you assign a pointer to a numeric value with a statement like `P_port = 0x4000`. We need to *cast* the variable to an integer pointer by writing the statement `P_port = (int*) 0x4000`. The reason we have to cast the variable to type *pointer to integer* is because the C compiler needs to know the type of object the pointer is pointing at. In this example, address 4000_{16} is a status port that tells us whether the I/O device is ready, and address 4002_{16} is the location through which the data is passed.

The actual polling loop is expressed in the form,

```
do { } while ((*P_port & 0x0001) == 0);
```

The `do...while` loop performs the null action `{ }` while the ready bit of the port is 0. Once the port's ready bit is set to 1, the polling loop is exited, and the character is read from the device by means of the statement `x = *(P_port + 1)`. Note that the pointer offset is 1 because it is 1 word (2 bytes).

The assembly language output produced by the cross-compiler for this code is

```
*1      main()
* Variable x is at -2(A6)
* Variable P_port is at -6(A6)
_main
      LINK      A6,#-6
*2      {
*3          int x;
*4          int *P_port;          /* create a pointer to the port */
*5          P_port = (int*) 0x4000; /* set the pointer to the port */
      MOVE.L    #16384,-6(A6)
*6          do {} while ((*P_port & 0x0001) == 0); /* wait for port ready */
L1     MOVEA.L  -6(A6),A4
      MOVE      (A4),D1
      ANDI      #1,D1
      BEQ.S     L1
*7          x = *(P_port + 1);      /* read from 2 bytes beyond port */
      MOVE      2(A4),-2(A6)
*8      }
      UNLK      A6
      RTS
```

The address of the port (i.e., $4000_{16} = 16384$) is stored on the stack frame at $-6(A6)$. It would have been more efficient to use an address register to hold the pointer. When the polling loop is exited, the data is read from address 4002_{16} by the instruction `MOVE 2(A4),-2(A6)`.

Using Pointers to Implement I/O Device-drivers and Interrupt Handlers The following code provides an *interrupt handler* in a system with a serial port. Although we cover interrupts in detail in Chapter 6, all we need to say here is that an interrupt handler is the code used to respond to a request for attention by a peripheral.

This interrupt handler first tests the port's status register to determine whether data has been received. The operation `*ACIA_SR & 0x01` masks the status register to bit 0 (the receiver data register full bit). If this is equal to `0x01`, the character in the RDR (receiver data register) is put in the next location of an array called the receiver buffer at location `rx_index`. The `index` is then incremented ready for the next character, as follows:

```
void ACIA_int(void)
{
    if ((*ACIA_SR & 0x01) == 0x01) /* read input port's status flag */
        rx_buffer[rx_index++] = *RDR; /* store char in buffer and update pointer */
}
```

The next example of the use of pointers describes a function that reads data from an input port at address 80000_{16} and transfers it to an output port at address 80004_{16} . The data transfer stops when the value 0 has been read.

```
void transfer(void)
{
    int *input_port, *output_port;      /* declare pointers to the I/O ports */
    input_port = (int*) 0x80000;        /* point to the input port */
    output_port = (int*) 0x80004;       /* point to the output port */
    while (*input_port != 0)            /* repeat while input is not zero */
        *output_port = *input_port;    /* copy the data from input to output */
}
```

Remember that when a port is assigned an absolute address in memory, the cast `(int*)` is used to indicate a pointer variable. The C statement `*output_port = *input_port` is very much analogous to the 68000 operation `MOVE (A0), (A1)`.

Using Preprocessor Directives A typical I/O routine written in C might employ *preprocessor directives* to equate the name of a port to its address in memory, as the following C code demonstrates. In this example, a byte-wide input port, PortA, is located at address 080100_{16} . This port is polled until its bit 2 is set. Then the byte at address 080104_{16} is read and its bit 7 is set to 0.

We can use the `#define` preprocessor directive to set up symbolic names for the port's addresses. Remember that the `#define` preprocessor directive equates the symbolic name following `#define` to the string following the symbolic name. Consider the rather daunting line:

```
#define PortA (* (char *) (Port_base + 0))
```

This directive equates the *name* PortA to the *string* `(* (char *) (Port_base + 0))`. Let's take it apart. The expression `(Port_base + 0)` is evaluated by the compiler to give 080100_{16} . If, for the moment, we forget the `(char *)` part of the expression, the string becomes `(*0x80100)`, which represents the value in location 080100_{16} . The operator `(char *)` performs a *cast* and tells the compiler that what follows is a pointer to a type `char`. We have to write `(Port_base + 0)` in parentheses to cast the whole sum and not just `Port_base`.

This expression is equivalent to `(*0x80100)` which is, of course, the value in PortA. Whenever the programmer writes PortA, the preprocessor replaces it with `(* (char *) (Port_base+0))`, which is the byte at the address of this port, as in the following code:

```
#define Port_base 0x80100          /* base of I/O port addresses */
#define PortA (* (char *) (Port_base + 0)) /* Port A */
#define PortB (* (char *) (Port_base + 4)) /* Port B */
#define filter 0x04                /* used to isolate bit 2 */
#define StripParity 0x7F           /* used to clear bit 7 of input */

void main(void)
{
    char data;
    while ((PortA & filter) == 0)    /* read the status from port A */
        {};
    data = PortB & StripParity;      /* get input when device ready */
}
```

The following shows the output generated when the preceding code is compiled.

```

*1      #define Port_base 0x80100      /* base of I/O port */
*2      #define PortA (* (char *) (Port_base + 0)) /* Port A */
*3      #define PortB (* (char *) (Port_base + 4)) /* Port B */
*4      #define filter 0x04            /* used to isolate bit 2 */
*5      #define StripParity 0x7F       /* used to clear input bit 7 */
*6
*7      void main (void)
* Variable data is at -1(A6)
_main
      LINK      A6,#-2
*8      {
*9      char  data;
*10     while ((PortA & filter) == 0) /* read the status from port A */
*11         {};
L1
*(see line 10)
      MOVE.B    524544,D1
      ANDI      #4,D1
      BEQ.S     L1
*12     data = PortB & StripParity;    /* get input when device ready */
      MOVE.B    524548,D1
      ANDI.B     #127,D1
      MOVE.B    D1,-1(A6)
*13     }
      UNLK      A6
      RTS

```

Pointer Arithmetic Let's reinforce what we have already discovered about the nature of pointers. Because a pointer is a variable, you can perform operations on it. C permits only two operations on pointers, addition and subtraction. Consider the following fragment of code:

```

char x = 'A';          /* declare variable x as a char with the value A */
int y = 0;              /* declare variable y as an int with the value 0 */
register char *P_x = &x; /* declare pointer P_x and assign to point to x */
register int *P_y = &y;  /* declare pointer P_y and assign to point to y */
P_x++;                 /* increment the pointer to x */
P_y++;                 /* increment the pointer to y */

```

Two pointers, `P_x` and `P_y`, are set up to point to a character and an integer value, respectively; note that we have asked the compiler to assign these two pointers to address registers. The pointers are each incremented. However, the effect of the increment is different for `P_x` and `P_y`. When a pointer is incremented (or decremented) it must point to the next (or previous) element. A pointer to a `char` is incremented by 1, whereas a pointer to an `int` is incremented by 2. The following code was produced by the cross-assembler:

```

*1      void main (void)
* Variable x is at -1(A6)

```

(program continued)


```

* Variable y is at -4(A6)
* Variable P_x is in the A3 Register
* Variable P_y is in the A2 Register
_main
    LINK    A6,#-4
*2    {
*3    char x = 'A';           /* declare variable x as char with value 'A' */
    MOVE.B  #65,-1(A6)
*4    int y = 0;             /* declare variable y as int with value 0 */
    CLR     -4(A6)
*5    register char *P_x = &x; /* declare pointer P_x that points to x */
    LEA.L   -1(A6),A3
*6    register int *P_y = &y;  /* declare pointer P_y that points to y */
    LEA.L   -4(A6),A2
*7    P_x++;
    ADDQ    #1,A3
*8    P_y++;
    ADDQ    #2,A2
*9    }
    UNLK    A6
    RTS
    END

```

As you can see, the C code `P_x++` is translated into `ADDQ #1,A3`, and the C code `P_y++` is translated into `ADDQ #2,A2`.

The purpose of presenting this code is threefold. First, it demonstrates that C permits you to perform arithmetic operations on pointers. Second, the size of an increment or a decrement depends on the size of the object being pointed at. Third, and very importantly, this code demonstrates how easy it is to make fatal errors in C. Operating on pointer variables that point to elements within a data structure such as an array is perfectly reasonable. In this example, we have operated on pointers that point to single data objects (one a character and one an integer) and have moved these pointers to point to inappropriate objects.

Functions and Parameters

We now examine how parameters are passed to a function by examining the code produced when we compile the function `void swap(int a, int b)`, which attempts to swap two values. We use the word “attempt” because this program does not work.

```

void swap (int a, int b)    /* this function swaps the values of a and b */
{
    int temp;
    temp = a;               /* copy a to temp, b to a, and temp to b */
    a = b;
    b = temp;
}

void main (void)
{
    int x = 2, y = 3;
    swap (x, y);           /* swap a and b */
}

```

In order to determine why the program will not work, look at the code generated by the cross-compiler:

```

*1      void swap (int a, int b)
* Parameter a is at 8(A6)
* Parameter b is at 10(A6)
* Variable temp is at -2(A6)
_swap
        LINK      A6, #-2
*2      {
*3          int temp;
*4          temp = a;
        MOVE      8(A6), -2(A6)
*5          a = b;
        MOVE      10(A6), 8(A6)
*6          b = temp;
        MOVE      -2(A6), 10(A6)
*7      }
        UNLK      A6
        RTS

*8      void main (void)
* Variable x is at -2(A6)
* Variable y is at -4(A6)
_main
        LINK      A6, #-4
*9      {
*10         int x = 2, y = 3;
        MOVE      #2, -2(A6)
        MOVE      #3, -4(A6)
*11         swap (x, y);
        MOVE      #3, -(A7)
        MOVE      #2, -(A7)
        JSR        _swap
*12      }
        UNLK      A6
        RTS

```

The compiler generates a one-word stack frame with `LINK A6, #-2` for the integer variable `temp`.

The two parameters on the stack are accessed and swapped in the function's stack frame.


The `UNLK` instruction collapses the stack frame at the end of the function. The swapped `a` and `b` are lost!

In the function “main,” the compiler creates a two-word stack frame with `LINK A6, #-4` and puts the values of `x` and `y` in this frame.

Before calling the function “_swap,” the two parameters `x` and `y` are pushed on the stack.

The main function initializes the parameters, puts them in a stack frame and pushes their values on the system stack prior to calling function `swap`. Figure 3.11 shows the state of the stack at four stages during the execution of this program. The function `_swap` duly swaps the parameters, exactly as it is supposed to do. Unfortunately, the parameters are swapped only *within* the function; that is, they are swapped in the function's stack frame, which is collapsed when the function is exited. The variables in the calling function remain unchanged. What we need to do is to swap the variables in the calling function. If you step through the code and follow Figure 3.11, you can see that the main function creates a stack frame containing two locations for variables `x` and `y` and then pushes copies of the variables on the stack before calling function `swap`. The offsets on the right-hand side of the memory maps in Figure 3.11 are given with respect to the frame pointer `A6`.

Figure 3.11
State of the stack during the execution of `void swap (int a, int b)`



In Figure 3.11(d) the memory map corresponds to the state of the system after a stack frame has been created in the function `swap`. Note that variables are now accessed with respect to the new frame-pointer. (Two sets of offsets appear on the right-hand side of Figure 3.11(d)—one set of offsets gives the locations of the variables with respect to the value of A6 in `main`, and the other gives locations with respect to the value of A6 in `swap`.) If you follow the 68000 code, you see that the copies of x and y in the function's stack frame are swapped over, but nothing happens to the values of x and y in the calling function, `main`.

We are now going to look at how parameters are passed to functions and how we can write procedures that change parameters in the calling program.

Call-by-Reference C uses a *call-by-value* mechanism in which the *value* of a variable is passed to a function. This was demonstrated by the previous example when copies of the values we wanted to swap were passed to a function. A consequence of the call-by-value parameter-passing mechanism is that the value is passed to the function in one

direction only, and the actual parameter is not modified in the calling environment. If you pass parameters to a function and then modify them inside the function, their values outside the function do not change.

If you want to pass parameters to a function and permit the function to modify the parameters in the calling environment, you must pass the *address* of the parameters. That is, you must use a mechanism known as *call-by-reference*. The function `swap` can easily be modified to exchange two parameters. We employ the function call `swap(&a, &b)` to pass the *addresses* of parameters *a* and *b* to function `swap`; that is, we tell the function *where* the parameters are located. Let's see how we go about swapping two integers.

```
void swap (int *a, int *b) /* swap two parameters in the calling program */
{
    int temp;
    temp = *a;
    *a = *b;
    *b = temp;
}
void main (void)
{
    int x = 2, y = 3;
    swap(&x, &y);          /* call swap and pass the addresses of the parameters */
}
```

In the function's header we specify `int *a` and `int *b`, which indicate values pointed at by variables *a* and *b*. The statement `temp = *a` assigns the value pointed at by pointer *a* to integer variable `temp`. The statement `*b = *a` assigns the value pointed at by pointer *a* to the location pointed at by pointer *b*. Let's look at what happens when this code is compiled.

```
*1      void swap (int *a, int *b)
*      * Parameter a is at 8(A6)
*      * Parameter b is at 12(A6)
*      * Variable temp is at -2(A6)
_swap
      LINK      A6, #-2
*2      {
*3          int temp;
*4          temp = *a;
          MOVEA.L 8(A6), A4
          MOVE      (A4), -2(A6)
*5          *a = *b;
          MOVEA.L 12(A6), A0
          MOVE      (A0), (A4)
*6          *b = temp;
          MOVEA.L 12(A6), A4
          MOVE      -2(A6), (A4)
*7      }
      UNLK      A6
      RTS
```

MOVEA.L 8(A6),A4 reads the *address* of integer *a* from the stack and puts it in A4; i.e., A4 contains the pointer *a*.

MOVE(A4),-2(A6) puts the *value* of *a* into its reserved slot on the stack frame.

MOVEA.L 12(A6),A0 reads the addresses of *b* from the stack and puts it in A0.

MOVEA (A0),(A4) copies the value of *b* into the location for *a* in the calling program.

MOVE -2(A6),(A4) completes the process by copying the value of *a* into the location for *a* in the calling program.

(program continued)

```


* Function size = 30
*8      main ()
* Variable x is at -2(A6)
* Variable y is at -4(A6)
_main
        LINK      A6,#-4
*9      {
*10     int x = 2, y = 3;
        MOVE      #2,-2(A6)
        MOVE      #3,-4(A6)
*11     swap (&x, &y);
        PEA.L     -4(A6)
        PEA.L     -2(A6)
        JSR       _swap
*12     }
        UNLK      A6
        RTS

```

Note how the *push effective address* instructions `PEA -4(A6)` and `PEA -2(A6)` compute the effective addresses of the two variables and push them on the stack. That is, the stack contains the absolute addresses of these variables.

In the function `main` the *addresses* of the parameters are pushed on the stack by means of the 68000's `PEA` (push effective address) instructions `PEA.L -4(A6)` and `PEA.L -2(A6)`. When `main` calls the function `swap`, the *address* of parameter `x` is pulled off the stack by means of `MOVEA.L 8(A6),A4`. The C operation `temp = *a` is implemented by `MOVE (A4), -2(A6)`. Here, the parameter in the main function is being accessed via its address in `A4`. Figure 3.12 describes the state of the stack during the execution of this code that passes two integers to a function by reference.

Figure 3.12 State of the stack during the execution of `swap (&x, &y)`



Pointers and Arrays When you declare an array, the name of the array is treated as a *pointer* to the first element of the array; that is, the declaration,

```
char list[4];
```

results in the name `list` being treated as the pointer `&list[0]`. Moreover, this is a *constant pointer* and cannot be modified—if it could be modified, it would be pointing at a different array. You can, for example, access the second element of the array via the pointer `list+1`, but you cannot write `++list` because it would attempt to modify a constant.

If the name of an array is a pointer, it follows that you can assign a variable pointer to an array name; that is,

```
char list[4];
char *P_list;
P_list = list;    /* P_list now points at the first element of array list */
```

If you write `P_list++`, the pointer `P_list` will point to the second element of the array, `list[1]`. You can access an array element either via the conventional construct `x = list[i]` or via pointer `x = *(P_list+i)`.

Pointers to arrays are important because you cannot pass an array to a function, but you can pass a pointer to an array. Suppose you require a function that takes an array of integers and returns the sum of the squares of the elements of the array.

```
int sum_elements(int *X, int size)
{
    int i, sum = 0;
    for (i = 0; i < size; ++i)
        sum += X[i]*X[i];    /* remember that this is sum = sum + X[i]*X[i] */
    return sum;
}
```

Let's write the same function using pointers and examine the code produced by a compiler. In order to generate code, we will put it in a main function and use some dummy data:

```
void main(void)
{
    int x[4] = {1,2,3,4}, *P_x;    /* declare and initialize an array */
    int i, sum = 0;
    P_x = x;                        /* set the pointer to point to the array */
    for (i = 0; i < 4; ++i)
        sum += *(P_x + i) * *(P_x + i);
}
```

In the preceding example, an array element is accessed via the pointer `*(P_x + i)`, where *i* is the index to the *i*th element. We have also used the terse operator `+=` and the *overloaded* operator `*`. An operator is said to be overloaded when it performs more than one function. In this case, the `*` acts as both the *pointer* dereferencing operator and the *multiplication* operator. Operator overloading often makes a program harder for people to read. Let's look at the code generated by this program.

```

*1      void main(void)
__N7.constant    DC    1
           DC    2
           DC    3
           DC    4

* Variable x is at -8(A6)
* Variable P_x is at -12(A6)
* Variable i is at -14(A6)
* Variable sum is at -16(A6)
_main
        LINK      A6,#-16
*2      {
*3          int x[4] = {1,2,3,4}, *P_x;
        MOVE.L    __N7.constant,-8(A6)
        MOVE.L    __N7.constant+4,-4(A6)
*4          int i, sum = 0;
        CLR      -16(A6)
*5          P_x = x;
        LEA.L    -8(A6),A4
        MOVE.L    A4,-12(A6)
*6          for (i = 0; i < 4; ++i)
        CLR      -14(A6)
        BRA      L1
L2
*7          sum += *(P_x+i) * *(P_x+i);
        MOVE     -14(A6),D1
        EXT.L    D1
        ADD.L    D1,D1
        MOVEA.L  -12(A6),A4
        MOVE     (A4,D1.L),D0
        MULS     (A4,D1.L),D0
        ADD      D0,-16(A6)
*(see line 6)
        ADDQ     #1,-14(A6)
L1      CMPI     #4,-14(A6)
        BLT.S    L2
*8      }
        UNLK     A6
        RTS

```

The stack frame is 16 bytes, because it holds four 2-byte integers in the array *x*, an integer *i*, an integer sum, and a 4-byte pointer *P_x*.

CLR -16(A6) clears the sum on the stack frame. LEA.L -8(A6), A4 sets up A4 as a pointer to the array *x*. MOVE.L A4, -12(A6) saves the pointer, *P_x*, in the stack frame.

Set *i* = 0.

D1 contains the value of 16-bit integer *i*, which is sign-extended to 32 bits and multiplied by 2 (because the index steps by 2).

Get the pointer to the array from the stack.

Get an element from the array and square it.

Increment the loop counter and test for end of loop.

Pointers and Strings The following example demonstrates the use of pointer arithmetic, parameter passing, and string variables. Suppose you want to copy `string1` to `string2`.

```

void string_copy(char *source, char *destination)
{
    while (*source != 0)
        *destination++ = *source++;
}

```

Note how terse this code is. The statement `*destination++ = *source++` means, “Copy the character pointed at by the source pointer to the character pointed at by the

destination pointer, and update each pointer.” This function can be incorporated in a simple C program and compiled to give

```
*1 void string_copy(char *src, char *dest)
* Parameter src is at 8(A6)
* Parameter dest is at 12(A6)
```

```
_string_copy
    LINK    A6,#0
*2    {
*3        while (*src!= 0)

    BRA     L1

L2
*4        *dest++ = *src++;

    MOVEA.L 8(A6),A4
    ADDQ.L  #1,8(A6)
    MOVEA.L 12(A6),A0
    ADDQ.L  #1,12(A6)
    MOVE.B  (A4),(A0)

L1
*(see line 3)
    MOVEA.L 8(A6),A4
    TST.B   (A4)
    BNE.S   L2
*5    }

    UNLK    A6
    RTS

*6 void main (void)
__N8.constant DC.B 97
    DC.B    98
    DC.B    99
    DC.B    100
    DC.B    101
    DC.B    0

* Variable x is at -6(A6)
* Variable y is at -12(A6)

_main
    LINK    A6,#-12
*7    {
*8        char x[6] = "abcde", y[6];

    LEA.L   -6(A6),A4
    MOVEA.L #__N8.constant,A0
    MOVEQ.L #5,D1
L10000 MOVE.B (A0)+,(A4)+
    DBF     D1,L10000
*9        string_copy(&x, &y);

    PEA.L   -12(A6)
    PEA.L   -6(A6)
    JSR     _string_copy
*10    }

    UNLK    A6
    RTS
```

LINK A6,#0 creates a dummy stack frame of length 0.

Get the pointer to source and then increment it.

Do the same with the destination pointer.

Move a byte from the source to the destination.

Get the source pointer, read a character, and test for the null value.

Create a 12-byte stack frame (two strings of 5 chars + terminator).

Push the parameter addresses on the stack.

The Structure So far we have introduced simple data types such as the integer and character and arrays made up of these data types. Real-world data objects are often composed of *nonhomogeneous* elements; that is, the individual components of an object have different types. Consider a typical *record* that describes an employee:

Family name
 Given name
 Date of birth
 Street
 City
 State
 ZIP

This record is made up of seven components, each of which has its own characteristics; for example, the family name is a character string, and the ZIP is an integer. C supports such records by means of a device called a *structure* that has the following syntax:

```
struct name_of_structure
{ type variable_name1;
  type variable_name2;
  .
  .
  .
  type variable_nameN;
};
```

This construct declares a new structure called `name_of_structure` composed of a sequence of data elements. Each of these elements is described by `type variable_name`, where `type` indicates the data type of an element and `variable_name` its name. The structure we used earlier to represent an employee can be represented in C by

```
struct employee
{ char    family_name[40];
  char    given_name[20];
  int     date_of_birth;
  char    street[30];
  char    city[30];
  char    state[3];
  long    int ZIP;
};
```

We have now defined a new structure called `employee` that contains seven components. The next step is to create *instances* of this new data type. Suppose we have an employee who is an *editor* and we wish to create a new variable called `editor` with the same structure as `employee`. We can employ C's conventional type declaration as follows:

```
struct employee editor; /* create variable editor with the structure employee */
```

This statement declares a variable with the name `editor` that has the same fields as the structure `employee`. This is not the only way C provides to create new structures.

Accessing the Fields of a Structure Having defined a structure, we need to be able to access its individual *fields*, just as we can access the elements of an array. C employs a *dot notation* to indicate a specific field by `structure_name.field_name`. Let's continue with the previous example, and assign a ZIP code to `editor`:

```
editor.ZIP = 12345;
```

Arrays of Structures In practice, programmers are often concerned with groups or *arrays* of records, rather than with individual records; that is, we need to be able to create an array whose elements are structures. Continuing the same example, we might write,

```
struct employee staff[100];
```

This statement creates an array called `staff` with 100 records of the type defined by the structure `employee`. If you want to find the date of birth of an employee with the ZIP code 34789, you might write,

```
int date = 0;    /* set up a null value for date in case the field isn't found */
int i = 0;       /* set up an array index */
while ((i < 100) && (date == 0))
    {if (staff[i].ZIP == 34789)
        date = staff[i].date_of_birth;
        i++;
    }
```

This code steps through the `staff.ZIP` field of each of the entries in the 100-record array `staff`. The `while` loop is exited when either the array is exhausted or a date has been located. If the ZIP code is located, `date_of_birth` is assigned to the variable `date`.

You can assign all the fields of one structure to another structure by means of a simple assignment. Consider the structure `p`, with an integer field `x`, a character field `y`, and the creation of two new structure variables `a` and `b` of the same type as `p`:

```
struct p          /* define a new structure p with fields x and y */
{
    int x;
    char y;
};

struct p a, b;    /* create a and b as variables of structure type p */
a.x = 10;         /* assign 10 to the x field of a */
a.y = 'Q';        /* assign 'Q' the y field of a */
b = a;            /* assign a to b so that b.x = a.x = 10 and b.y = a.y = 'Q' */
```

The assignment, `b = a`, copies all the fields of structure `a` to structure `b`. Although you can copy one structure to another, you cannot compare two structures for equality with the `==` operator; that is, `a==b` is an *illegal* operation. Let's see how the compiler handles this program:

```
*1      void main (void)
* Variable a is at -4(A6)
* Variable b is at -8(A6)
```

(program continued)

```

_main
    LINK    A6,#-8
*2      {
*3          struct p          /* define a new structure p with fields x and y */
*4          {
*5              int x;
*6              char y;
*7          };
*8
*9          struct p a, b; /* create a and b as structures of type p */
*10         a.x = 10;      /* assign 10 to the x field of a */
    MOVE    #10,-4(A6)
*11         a.y = 'Q';     /* assign 'Q' the y field of a */
    MOVE.B  #81,-2(A6)
*12         b = a;         /* assign a to b so that b.x=a.x=10 & b.y=a.y='Q' */
    MOVE.L  -4(A6),-8(A6)
*13     }
    UNLK    A6
    RTS

```

The instruction `MOVE.L -4(A6), -8(A6)` copies 4 bytes from the stack frame of structure *a* to the stack frame for structure *b*. Although the structure contains only 3 bytes, 4 are copied!

Passing Structures to Functions When you pass a structure to a function, you can pass it by *value* or by *address* (i.e., *reference*). However, passing a structure to a function by value causes two problems. First, a structure has to be copied to the function's stack frame, representing a considerable overhead if the structure is very large. Second, the structure cannot be modified outside the function. Consequently, programmers generally pass a structure to a function by reference.

In the following skeleton code, the formal parameter `person` is declared as type `struct employee`. This function does not return a result and is of type `void`.

```

struct employee
{ char    family_name[40];
  char    given_name[20];
  int     date_of_birth;
  char    street[30];
  char    city[30];
  char    state[3];
  long int ZIP;
};

void func3(struct employee person)
{
    /* body of function func3 */
}

void main (void)
{
    struct employee staff;
    func3(staff);    /* call func3 with actual parameter staff */
}

```

You can pass a single component of a structure to a function; for example, you might call a function with `address(person.ZIP)`.

Passing a Structure by Reference It is easy to pass a single component of a structure to a function by reference. All you need to do is prefix the component by the operator `&` in order to pass an address. The following example demonstrates how a component of a structure is passed to a function by reference:

```
func2(&editor.date_of_birth)
```

In order to pass a structure to a function by reference, you have to pass a pointer to the structure. If `employee` is a structure, we can create a pointer to `employee` and initialize it as follows:

```
struct employee *P_employee; /* declare P_employee as a pointer to a structure */
P_employee = &staff;        /* give the pointer a value */
```

Because `P_employee` has been declared as a pointer to a structure of type `employee`, we can pass the structure to a function by writing,

```
func(P_employee);           /* call func and pass a pointer to employee */
```

When you write the function, you must define a pointer to a structure in the function's header; for example:

```
void example(struct employee *Ptr)
{
    }
}
```

In this case, `Ptr` is a pointer to a structure of type `employee`.

Structures and the `->` Operator C employs a special type of assignment operator, `->`, to simplify the accessing of a structure's fields via a pointer. This operator is called the *arrow operator*. An element of a structure can be accessed by means of the construct,

```
pointer_to_structure -> member_name
```

Consider a structure called `student` defined by the following records:

```
struct student
{
    char name[50];
    int  course_id;
    char grade;
};
```

We can now create an instance of a student, and set up a pointer to it, as follows:

```
struct student Smith;
struct student *P_Smith = &Smith;
```

Suppose we want to assign a grade E to Smith. The `->` notation allows us to write,

```
P_Smith -> grade = 'E';
```

Now that we have covered the basics of C's structures, we are going to provide an example of their use.

Example of the Use of Structures Once again, we return to the example we introduced at the beginning of this chapter: the subroutine used to initialize an ACIA or to read a character from it. The algorithm we used earlier has been coded into C and a structure set up containing the ACIA's address in memory, the function parameter sent to it, and the parameter and error message returned.

In this example, we put the function `main` at the top of the program and use a function prototype to inform the compiler about the "shape" of the function. We also use registers for temporary variables to simplify the understanding of the code produced by the compiler.

```

struct I_O_device
{ char function:                /* Function code */
  char *control;                /* Address of ACIA control */
  char *readData;               /* Address of ACIA data port */
  char input_char;              /* Destination for input from ACIA */
  char error_status;            /* Destination for error message */
};

void Get_data(struct I_O_device *P_ACIA); /* prototype for function Get_data */
void main (void)
{
  register char input;           /* use "input" to hold char from ACIA */
  struct I_O_device ACIA;        /* define ACIA as a structure */
  struct I_O_device *P_ACIA = &ACIA; /* create a pointer to the struct */
  P_ACIA -> control = (char*) 0x8000; /* set up ACIA control port location */
  P_ACIA -> readData = (char*) 0x8002; /* set up location of ACIA I/O port */
  P_ACIA -> function = 1;          /* tell the function we want input */
  Get_data(P_ACIA);              /* get the input */
  input = P_ACIA -> input_char;    /* read the input from the ACIA */
}

void Get_data(struct I_O_device *P_ACIA)
{
  register char status;          /* temporary variable status */
  register char m_status;        /* temporary variable's masked status */
  register int Cycle_count = 0xffff; /* set up timeout counter in register */
  P_ACIA -> error_status = 0;      /* clear error status */
  if (P_ACIA -> function == 0)     /* initialize ACIA or get a char? */
  {
    *(P_ACIA -> control) = 3;      /* reset ACIA */
    *(P_ACIA -> control) = 0x19;   /* configure ACIA */
  }
  else                             /* if not initialize then get */
                                  /* a character */
  {
    do
    {
      Cycle_count--;              /* decrement cycle counter */
      status = *(P_ACIA -> control); /* read ACIA status */
      m_status = status & 0x19;    /* mask status to error bits */
      if (m_status == 0)           /* test for error */

```

```

    {
        if (status & 0x37)          /* test for data ready */
            P_ACIA -> input_char = *(P_ACIA -> readData);
    }
    else
    {
        P_ACIA -> error_status = m_status; /* return error message */
        P_ACIA -> input_char = 0;         /* return null character */
    }
}
while ((Cycle_count != 0)&&(m_status != 0));
}
}

```

The output from the compiler produced by the preceding code is as follows:

```

*1      struct I_O_device
*2      { char function;                /* Function code */
*3        char *control;               /* Address of ACIA control */
*4        char *readData;              /* Address of ACIA data port */
*5        char input_char;             /* Destination for input from ACIA */
*6        char error_status;           /* Destination for error message */
*7      };
*8      void Get_data(struct I_O_device *P_ACIA); /* prototype for */
                                                /* function Get_data */
*9      void main (void)
* Variable input is in the D7 Register
* Variable ACIA is at -12(A6)
* Variable P_ACIA is at -16(A6)
_main
    LINK    A6,#-16
*10      {
*11        register char input;         /* use "input" to hold char from ACIA */
*12        struct I_O_device ACIA;      /* define ACIA as a structure */
*13        struct I_O_device *P_ACIA = &ACIA; /* create a pointer */
                                                /* to the struct */
        LEA.L    -12(A6),A4
        MOVE.L   A4,-16(A6)
*14        P_ACIA -> control = (char*) 0x8000; /* set up location of */
                                                /* ACIA control port */
        MOVE.L   #32768,2(A4)
*15        P_ACIA -> readData = (char*) 0x8002; /* set up location of */
                                                /* ACIA I/O port */
        MOVEA.L  -16(A6),A0
        MOVE.L   #32770,6(A0)
*16        P_ACIA -> function = 1;        /* tell the function we want input */
        MOVEA.L  -16(A6),A0
        MOVE.B   #1,(A0)
*17        Get_data(P_ACIA);             /* get the input */
        MOVE.L   -16(A6),-(A7)
        JSR      _Get_data

```

(program continued)

```

*18      input = P_ACIA -> input_char;    /* read the input from the ACIA */
      MOVEA.L -16(A6),A4
      MOVE.B 10(A4),D7
*19      }
      UNLK    A6
      RTS

*20
*21      void Get_data(struct I_O_device *P_ACIA)
*   Parameter P_ACIA is at 8(A6)
*   Variable status is in the D7 Register
*   Variable m_status is in the D6 Register
*   Variable Cycle_count is in the D5 Register
_Get_data
      LINK    A6,#0
      MOVEM.L D5-D7,-(A7)
*22      {
*23          register char status;          /* temporary variable status */
*24          register char m_status;        /* temporary variable's masked status */
*25          register int Cycle_count = 0xffff; /* set up a timeout counter */
                                          /* in register */
      MOVEQ.L #-1,D5
*26          P_ACIA -> error_status = 0;    /* clear error status */
      MOVEA.L 8(A6),A4
      CLR.B 11(A4)
*27          if (P_ACIA -> function == 0)    /* do we initialize ACIA */
                                          /* or get a char? */
      MOVEA.L 8(A6),A4
      TST.B (A4)
      BNE    L1
*28          {
*29              *(P_ACIA -> control) = 3;    /* reset ACIA */
      MOVEA.L 2(A4),A0
      MOVE.B #3,(A0)
*30              *(P_ACIA -> control) = 0x19; /* configure ACIA */
      MOVEA.L 8(A6),A4
      MOVEA.L 2(A4),A0
      MOVE.B #25,(A0)
*31          }
*32          else                          /* if not initialize then */
                                          /* get character */
*33          {
*34              do
*(see line 31)
      BRA    L2
L1
*35          {
*36              Cycle_count--;                /* decrement cycle counter */
      SUBQ    #1,D5
*37              status = *(P_ACIA -> control); /* read ACIA status */
      MOVEA.L 8(A6),A4
      MOVEA.L 2(A4),A0
      MOVE.B (A0),D7

```

```

*38          m_status = status & 0x19;          /* mask status to error bits */
      MOVE.B  D7,D1
      ANDI.B  #25,D1
      MOVE.B  D1,D6
*39          if (m_status == 0)                  /* test for error */
      BNE     L3
*40          {
*41          if (status & 0x37)                  /* test for data ready */
      MOVE.B  D7,D0
      ANDI.B  #55,D0
      BEQ     L4
*42          P_ACIA -> input_char = *(P_ACIA -> readData);
      MOVEA.L 6(A4),A0
      MOVE.B  (A0),10(A4)
*43          }
      BRA     L4
L3
*44          else
*45          {
*46          P_ACIA -> error_status = m_status; /* return error */
                                          /* message */
      MOVEA.L 8(A6),A4
      MOVE.B  D6,11(A4)
*47          P_ACIA -> input_char = 0;          /* return null character */
      MOVEA.L 8(A6),A4
      CLR.B   10(A4)
*48          }
*49          }
L4
*50          while ((Cycle_count != 0)&&(m_status != 0));
      TST     D5
      BEQ     L10000
      TST.B   D6
      BNE.S   L1
L10000
*51          }
L2
*52          }
      MOVEM.L (A7)+,D5-D7
      UNLK    A6
      RTS

```

Recursion The final topic is the ability of a function to call itself—*recursion*. We can illustrate recursion with the following function that calculates $n! = n*(n-1)*(n-2)*\dots*3*2*1$ by means of the recursive relationship $n! = n*(n-1)!$

```

int factorial(int n)
{
    if (n == 1)
        return(1);
    else return(factorial(n-1) * n);
}

```


Let's add a main function and compile the program to see how this recursive function is translated into 68000 machine code:

```

*1      int factorial(int n)
* Parameter n is at 8(A6)
_factorial
        LINK      A6,#0
*2      {
*3          if (n == 1)
            CMPI      #1,8(A6)
            BNE       L1
*4          return(1);
            MOVEQ.L   #1,D0
            BRA       L2
L1
*5          else return(factorial(n-1) * n);
            MOVE      8(A6),D1
            MOVE.L    D1,-(A7)
            SUBQ      #1,D1
            MOVE      D1,-(A7)
            JSR       _factorial
            ADDQ.L    #2,A7
            MOVE.L    (A7)+,D1
            MULS      D1,D0
L2
*6      }
        UNLK      A6
        RTS
*7      void main (void)
* Variable y is at -2(A6)
* Variable count is at -4(A6)
_main
        LINK      A6,#-4
*8      {
*9          int y, count = 6;
            MOVE      #6,-4(A6)
*10         y = factorial(count);
            MOVE      #6,-(A7)
            JSR       _factorial
            MOVE      D0,-2(A6)
*11         }
        UNLK      A6
        RTS

```

3.4

SUMMARY OF C'S SYNTAX

This section provides brief examples or templates for some of C's constructs.

Typical Program Structure

```

#define year 365
int func(int x, int y)
{

```

```

        statement1;
        statement2;
        .
        .
        .
    }

void main(void)
{
    int a, b, c;
    char s = 'A';
        statement1;
        statement2;
        .
        .
        .
    a = func( b,c)
        .
        .
        .
}

```

The if Statement

```

if (expression) statement1;
else statement2;

```

The Ternary Operator

```

Expression1 ? Expression2 : Expression3:

```

The for... Construct

```

for (initial; condition; increment)
    statement;

```

The while... Construct

```

while (condition)
    statement;

```

The do...while... Construct

```

do statement
while (expression)

```

The switch Construct

```

switch (variable)
{
    case constant1: statement1; break;
    case constant2: statement2; break;

```

(program continued)

```

        case constant3: statement3; break;
        .
        .
        .
    default:      statement;
}

```

Reserved Words in C

auto	enum	signed
break	extern	sizeof
case	float	static
char	for	struct
const	goto	switch
continue	if	typedef
default	int	union
do	long	unsigned
double	register	while
else	return	void
	short	volatile



SUMMARY

In this chapter we have looked at one of the biggest users of assembly language—the *compiler*. When you write a program in a high-level language, the compiler translates it into machine code. This chapter is devoted to the relationship between C and the 68000's assembly language. We have chosen C because it is one of the most popular high-level languages with those who write operating systems and carry out systems programming. In particular, C is very powerful and lets you access I/O devices directly.

However, the programmer must be careful to ensure that the data structures in C are appropriately mapped onto any real-world peripheral. Remember that C obscures some of the complexities of real I/O devices (for example, at least one device uses registers that have a different function each time they are read).

The first part of this chapter describes the way in which the 68000's instructions and addressing modes are used to implement one of the most important elements of high-level languages, the procedure. We cover the stack frame and the way in which parameters are passed to procedures either by value or by address.

The most important part of this chapter describes the C language and demonstrates how a typical compiler translates C code into the 68000's assembly language. This material, above all, demonstrates the relationship between pointers in a high-level language and a low-level language.



PROBLEMS

1. Why is it a good idea to pass parameters to and from a subroutine by means of the stack?
2. Write a subroutine to carry out the operation $X*(Y + Z)$, where X , Y , and Z are all wordlength (i.e., 16-bit) values. The three parameters, X , Y , and Z , are to be passed on the stack to the

procedure. The subroutine is to return the result of the calculation via the stack. Note the 68000 instruction `MULU D0, D1` multiplies the 16-bit unsigned integer in D0 by the 16-bit unsigned integer in D1 and puts the 32-bit product in D1.

Write a subroutine, call it, and pass parameters *X*, *Y*, and *Z* on the stack. Test your program by using the 68000 simulator's debugging facilities.

3. Write a subroutine called, **ADDABC**, that performs the operation `C := A + B`. The three variables *A*, *B*, and *C* are all *word* (i.e., 16-bit) values. Test your program on the 68000 simulator.

Your calling code and subroutine should have the following features:

- ♦ The parameters *A* and *B* should be passed on the stack to the procedure by *reference* (i.e., by *address*).
- ♦ Since parameters *A* and *B* are adjacent in memory, you need to pass only the *address* of parameter *A* to the subroutine (because the address of parameter *B* is 2 bytes on from parameter *A*).
- ♦ Parameter *C* should be passed back to the calling program on the stack by *value*.
- ♦ Before you call the subroutine, make room on the stack for the returned parameter (i.e., parameter *C*).
- ♦ After calling the subroutine, read the parameter off the stack into data register D0 (i.e., D0 should end up containing the value of *A + B*).
- ♦ The subroutine **ADDABC** must not *corrupt* any registers. Save all working registers on the stack on entry to the subroutine, and restore them before returning from the subroutine.
- ♦ When you write your code, preset the stack pointer to a value such as \$1500 (by using either `MOVEA.L #$1500, A7` or `LEA $1500, A7`). Doing this will make it easier to follow the movement of the stack while your program is running.
- ♦ Make certain that you are operating with the correct operand sizes. Use `.W` for data values and `.L` for addresses and pointers.

4. Why is C so popular as a systems programming language in applications such as embedded microprocessor systems?
5. What is a preprocessor statement, and what is its equivalent in assembly language?
6. In what ways can the *ambiguous* C expression `x = x++ - 1` be interpreted?
7. What is the difference between passing information to a function in C by *value* and by *reference*?
8. In the following C program, what are the values of *c* to *i* when the program has been executed?

```
void main(void)
{
    short int a = 25, b = 3, c = 9, d = 4, e, f, g, h, i;
    c += a;
    d -= a;
    e = a%b;
    f = d++;
    g = (a + b/c)%d;
    h = a >> 3;
    i = c & a | b;
}
```

9. Explain what the following fragment of C code does:

```

void main(void)
{
    int x;
    int *P_port;
    P_port = (int*) 0x4000;
    do { } while ((*P_port & 0x0001) == 0);
    x = *(P_port + 1);
}

```

/* create a pointer to the port*/
 /* set the pointer to the port*/
 /* wait for port */
 /* read data 2 bytes beyond the base */

10. The following two fragments of code are a C program and the 68000 assembly language output produced by Intermetric's cross-compiler:

C code:

```

void calculate(int a, *int b)
{
    *b = a * *b;
}
void main(void)
{
    int x = 3, y = 4;
    calculate(x,&y);
}

```

Output from the cross-compiler:

```

*1      void calculate(int a, int *b)
* Parameter a is at 8(A6)
* Parameter b is at 10(A6)
_calculate
        LINK      A6,#0
*2      {
*3      *b = a * *b;
        MOVEA.L   10(A6),A4
        MOVE      (A4),D1
        MULS      8(A6),D1
        MOVE      D1,(A4)
*4      }
        UNLK      A6
        RTS
*5      void main (void)
* Variable x is at -2(A6)
* Variable y is at -4(A6)
_main
        LINK      A6,#-4
*6      {
*7      int x = 3, y = 4;
        MOVE      #3,-2(A6)
        MOVE      #4,-4(A6)
*8      calculate(x, &y);
        PEA.L     -4(A6)
        MOVE      #3,-(A7)
        JSR       _calculate

```

```

*9      }
        UNLK A6
        RTS

```

Examine the above 68000 code and carefully explain

- how parameters are passed between the *main* function and the function *calculate*.
- how the C compiler handles memory allocation.
- the use of the stack during the execution of the program.

Draw memory maps, as appropriate, to illustrate your answers.

- Write a subroutine in 68000 assembly language to calculate the value of $x + x^2 + x^4$. The parameter x is a 16-bit value that is to be passed to the subroutine by value. The result is a 32-bit longword that is to be passed by reference.

You should use a stack frame in your subroutine to hold any temporary data values created by your subroutine. Any working registers should be saved on the stack. You should use the minimum number of registers in your subroutine. Draw a memory map of the stack during the execution of your subroutine.

- Examine the output produced by the compiler for the C code on page 190. Examine the assembly language output, and construct a memory map for this problem.
- The program on page 190 was applied to an optimizing C compiler. Comment on the difference between the following output of the optimizing compiler and the code on page 190.

```

*1      struct I_O_device
*2      { char function;                /* Function code */
*3        char *control;               /* Address of ACIA control */
*4        char *readData;              /* Address of ACIA data port */
*5        char input_char;             /* Destination for input from ACIA */
*6        char error_status;           /* Destination for error message */
*7      };
*8      void Get_data(struct I_O_device *P_ACIA); /* prototype for Get_data */
*9      void main (void)

* Variable input is at -1(A6)
* Variable ACIA is at -14(A6)
* Variable P_ACIA is in the A1 Register
_main
        LINK      A6,#-14
*10      {
*11          register char input;        /* input holds char from ACIA */
*12          struct I_O_device ACIA;     /* define ACIA as a structure */
*13          struct I_O_device *P_ACIA = &ACIA; /* create pointer to struct */
        LEA.L      -14(A6),A1
*14          P_ACIA -> control = (char*) 0x8000; /* control port location */
        MOVE.L      #32768,2(A1)
*15          P_ACIA -> readData = (char*) 0x8002; /* I/O port location */
        MOVE.L      #32770,6(A1)
*16          P_ACIA -> function = 1;        /* we want input */
        MOVE.B      #1,(A1)
*17          Get_data(P_ACIA);             /* get the input */
        MOVE.L      A1,-(A7)
        JSR          _Get_data

```

(program continued)

```

*18      input = P_ACIA -> input_char; /* read input from the ACIA */
*19      }
        UNLK      A6
        RTS
*20
*21      void Get_data(struct I_O_device *P_ACIA)
*   Parameter P_ACIA is in the A4 Register
*   Variable status is in the D4 Register
*   Variable m_status is in the D0 Register
*   Variable Cycle_count is in the D1 Register
_Get_data
        MOVEM.L    D4/D7,-(A7)
        MOVEA.L    12(A7),A4
*22      {
*23          register char status;          /* temporary variable status */
*24          register char m_status;        /* temporary masked status */
*25          register int Cycle_count = 0xffff; /* set up a timeout counter */
        MOVEQ.L    #-1,D1
*26          P_ACIA -> error_status = 0;    /* clear error status */
        CLR.B      11(A4)
*27          if (P_ACIA -> function == 0)    /* what's the function? */
            TST.B   (A4)
            BNE     L20001
*28          {
*29              *(P_ACIA -> control) = 3;    /* reset ACIA */
            MOVEA.L  2(A4),A0
            MOVE.B   #3,(A0)
*30              *(P_ACIA -> control) = 0x19; /* configure ACIA */
            MOVEA.L  2(A4),A0
            MOVE.B   #25,(A0)
*31          }
        BRA        L20002
L20001
L20003
*32          else                          /* if not init then get char */
*33          {
*34              do
*35              {
*36                  Cycle_count--;          /* decrement cycle counter */
                SUBQ  #1,D1
*37                  status = *(P_ACIA -> control); /* read ACIA status */
                MOVEA.L  2(A4),A0
                MOVE.B   (A0),D4
*38                  m_status = status & 0x19; /* mask status to error bits */
                MOVE.B   D4,D0
                ANDI.B   #25,D0
*39                  if (m_status == 0)      /* test for error */
                    BNE  L20004
*40                  {
*41                      if (status & 0x37)    /* test for data ready */
                        MOVE.B   D4,D7

```

```

        ANDI.B    #55,D7
        BEQ       L20005
*42          P_ACIA -> input_char = *(P_ACIA -> readData);
        MOVEA.L   6(A4),A0
        MOVE.B    (A0),10(A4)
*43          }
        BRA       L20005
L20004
*44          else
*45          {
*46          P_ACIA -> error_status = m_status;
        MOVE.B    D0,11(A4)
*47          P_ACIA -> input_char = 0; /* return null char */
        CLR.B     10(A4)
*48          }
*49          }
*50          while ((Cycle_count != 0)&&(m_status != 0));
L20005 TST        D1
        BEQ       L10000
        TST.B     D0
        BNE.S     L20003
L10000
L20002
*51          }
*52          }
        MOVEM.L   (A7)+,D4/D7
        RTS

```


4

THE 68000 CPU HARDWARE MODEL

A *microprocessor* cannot function on its own and must be connected to external components to create a *microcomputer*. We now examine the interface between a 68000 and the components needed to turn it into a viable system. We are not concerned with the internal operation of the 68000, but rather with the conditions that must be satisfied if it is to be incorporated in a system. In this chapter, we concentrate on the aspects of the 68000 that are common to all systems using this device. The 68000's more sophisticated facilities are glossed over and are dealt with in later chapters.

Computers spend most of their time reading data from memory and writing it to memory. Consequently, this chapter places great emphasis on the 68000's interface to memory and its read and write cycles. We introduce the *timing diagram* and the *protocols* required to ensure a reliable exchange of data between the CPU and its memory.

Having looked at the 68000's interface, we provide the circuit of a simple 68000 microcomputer to demonstrate what pins are essential and what pins are not required in a basic system.

The final part of this chapter describes the 68020's interface. Although the 68020 has 32-bit address and data buses, it looks very much like the 68000 as far as the rest of the system is concerned. It is therefore very easy to move from 68000 systems design to 68020 and 68030 systems design. We concentrate here on the significant differences between the way in which the 68000 and the 68020 communicate with their memories.

4.1

68000 INTERFACE

The 68000 has 64 pins arranged in nine groups, as shown in Figure 4.1. Each group of pins is labeled by the function it performs. For the purposes of this chapter, the functions of these nine groups are divided into three categories: the system support pins, the memory and peripheral interface pins, and the special-purpose pins not needed in a minimal application of the processor. Table 4.1 shows how the pins may also be classified by the *direction* of information flow. A pin can act as an input, an output, or a dual-function input/output pin.

The *system support pins* are essential to the operation of the 68000 in every system. These include the power supply, the clock input, and the reset/halt inputs. The memory and peripheral interface group of pins are those that connect the processor to an external


Figure 4.1 Pinout of the 68000 and the logical grouping of pins

Table 4.1
Input/output
characteristics
of the
68000's pins

Signal Name	Mnemonic	Type	Output Circuit
Power supply	V_{cc}	—	—
Ground	GND	—	—
Clock	CLK	Input	—
Reset	RESET*	Input/output	OD
Halt	HALT*	Input/output	OD
Address bus	$A_{01}-A_{23}$	Output	TS
Data bus	$D_{00}-D_{15}$	Input/output	TS
Address strobe	AS*	Output	TS
Read/write	R/W*	Output	TS
Upper data strobe	UDS*	Output	TS
Lower data strobe	LDS*	Output	TS
Data transfer acknowledge	DTACK*	Input	—
Bus error	BERR*	Input	—
Enable	E	Output	TP
Valid memory address	VMA*	Output	TS
Valid peripheral address	VPA*	Input	—
Bus request	BR*	Input	—
Bus grant	BG*	Output	TP
Bus grant knowledge	BGACK*	Input	—
Function code	FC0,FC1,FC2	Output	TS
Interrupt priority level	IPL0*,IPL1*,IPL2*	Input	—
<hr/>			
TS = tristate output	Input = input to the 68000		
TP = totem-pole output	Output = output from the 68000		
OD = open drain output	Input/output = input or output		

memory subsystem. Special-purpose pins provide functions not needed in a basic system, such as interrupt-handling and bus arbitration facilities. Special-purpose pins can be strapped to ground or V_{cc} (if they are inputs) or forgotten about and left open-circuit (if they are outputs).

System Support Pins

The system support pins comprise the power supply, clock, reset, and halt functions. Throughout this text we adopt the convention that an asterisk following a name indicates that the signal is active-low; that is, the electrically low level is the true level. The term *asserted*, when applied to a signal, means that it is placed in its active state. *Negated* means that it is placed in its inactive state. For example, the address strobe output, AS*, is asserted when it is in an electrically low state at approximately ground potential.

Power Supply The 68000 requires a single +5V power supply. Two V_{cc} (i.e., +5 V) pins and two ground (i.e., 0 V) pins are provided to reduce the voltage drop between the V_{cc} terminals of the chip and the V_{cc} conductors within the chip itself.

Clock The clock input is a single-phase, TTL-compatible signal from which the 68000 derives all its internal timing. As the 68000 uses dynamic storage techniques internally, its clock input must never be stopped or its minimum or maximum pulse widths violated. A memory access is called a *bus cycle* and consists of a minimum of four clock cycles. An instruction consists of one or more bus cycles.

RESET* The 68000's active-low reset input forces it into a known state on the initial application of power. When a reset is recognized by the 68000, it loads the supervisor stack pointer, A7, from memory location 0 (\$00 0000) and then loads the program counter from address \$00 0004. The detailed sequence of actions taking place during a reset operation is dealt with in the section on exception handling. For correct operation during the power-up sequence, RESET* must be asserted together with the HALT* input for at least 100 ms. This delay provides time for the chip's internal back-bias generator to generate the bias voltage required by the MOSFET transistors. At all other times, RESET* and HALT* must be asserted for a minimum of ten clock periods.

Under certain circumstances RESET* also acts as an *output* from the 68000. Whenever the processor executes the instruction **RESET**, it asserts its RESET* pin for 124 clock cycles. This operation resets all external devices (i.e., peripherals) wired to the system RESET* line, but does not affect the internal operation of the 68000; that is, it allows peripherals to be reset without resetting the 68000 itself.

HALT* Like RESET*, the active-low HALT* pin is bidirectional and serves three functions. Many basic 68000 systems do not use the facilities offered by the HALT* pin and simply connect it to the RESET* pin. When asserted by an external device, HALT* causes the 68000 to stop processing at the end of the current bus cycle and to negate all control signals. All tristate outputs are floated, except for the function code outputs.

The HALT* input can be used to force the 68000 to execute a bus cycle at a time. By asserting HALT* just long enough to permit the processor to execute a single bus cycle, the 68000 can be stepped through a program cycle by cycle. Single-stepping is used to debug a system.

The HALT* input can also be used to rerun a failed bus cycle. If the memory fails to respond correctly to a read or write cycle, the HALT* pin can be used in conjunction with the bus error pin, BERR*, to repeat the bus cycle (we provide a circuit to implement this function in Chapter 6).

HALT* can also act as an output. Whenever the 68000 finds itself in a situation from which it cannot recover (i.e., the double bus error described in Chapter 6), it stops further processing and asserts HALT* to indicate what has happened.


Figure 4.2 indicates how the system support pins are connected in a basic 68000 circuit. This diagram is intended to give you an idea of the overhead required to support the 68000; its operational details are considered later.

Memory and Peripheral Interface

Forty-four of the 68000's 64 pins are used to read data from memory and to write data to it. Because the 68000 treats peripherals exactly like memory components, these pins are also used by all input/output transactions. Figure 4.3 illustrates the connection between the 68000 and a memory component. The address and data bus transfer data to and from memory, and the R/W*, AS*, UDS* and LDS*, and DTACK* pins control the flow of data.


Address Bus The 68000's 23-bit address bus, A₀₁ to A₂₃, permits 2²³ 16-bit words to be uniquely addressed. The 68000 uses the address bus to specify the location of the word it is writing data into or reading data from. The address bus is driven by tristate outputs, which allows the address bus to be controlled by a device other than the CPU during direct memory access operations or in multiprocessor systems; both of these topics are covered in Chapters 8 and 10.

Figure 4.2
Using the
68000's system
support pins



The address bus has an auxiliary function and supports vectored interrupts (see Chapter 6). Whenever the 68000 is interrupted, address lines A₀₁, A₀₂, and A₀₃ indicate the level of the interrupt being serviced. During this so-called *interrupt acknowledge cycle*, address lines A₀₄ to A₂₃ are set to a high level.

Data Bus The data bus is 16 bits wide and transfers data between the CPU and its memory or peripherals. It is *bidirectional*, acting as an input during a CPU read cycle and as an output during a CPU write cycle. The data bus has tristate outputs that can be floated to permit other devices to access the bus. When the CPU executes an operation on

Figure 4.3 The 68000's memory interface

a word, all 16 data bus lines are active. When it executes an operation on a byte, only D_{00} to D_{07} or D_{08} to D_{15} are active. During an interrupt acknowledge cycle, the interrupting device identifies itself to the CPU by placing an *interrupt vector number* on D_{00} to D_{07} .

The address and data buses operate in conjunction with five control signals: AS^* , UDS^* , LDS^* , R/W^* , and $DTACK^*$. These are used to sequence the flow of information between the CPU and external memory.

AS^* When asserted, the active-low *address strobe* indicates that the contents of the address bus are valid.

R/W^* The 68000's R/W^* signal determines the type of a memory access cycle. Whenever the CPU is reading from memory, $R/W^* = 1$, and whenever it is writing to memory, $R/W^* = 0$. If the CPU is performing an internal operation, R/W^* is always 1; that is, R/W^* is never in a 0 state unless the CPU is executing a write to a memory location or a peripheral. Whenever the 68000 relinquishes control of its address, data and control buses, the state of the R/W^* pin is undefined. Therefore, the designer must pull the R/W^* line up to V_{cc} when the CPU is not controlling it. An important aspect of microprocessor systems design is the avoidance of an unintentional write to a memory component.

UDS^* and LDS^* The two *data strobes*, UDS^* (upper data strobe) and LDS^* (lower data strobe), control the data bus and determine the size of the data being accessed. The 68000 transfers data to and from memory via its 16-bit data bus. However, the 68000 must also be able to access a single byte of data instead of a word. When the 68000 accesses a word, both UDS^* and LDS^* are asserted simultaneously. When the CPU accesses a single byte, either UDS^* is asserted to access the upper byte on D_{08} – D_{15} , or LDS^* is asserted to access the lower byte on D_{00} – D_{07} . Table 4.2 defines the relationship between UDS^* , LDS^* , R/W^* , and the data bus. When describing the operation of the data strobes we are often not concerned with whether they are upper or lower data strobes, so we use DS^* to indicate UDS^* and/or LDS^* .

Table 4.2
Control of the
data bus by
UDS* and LDS*

R/W*	UDS*	LDS*	Operation	D ₀₈ –D ₁₅	D ₀₀ –D ₀₇
0	Negated	Negated	No operation	Invalid	Invalid
0	Negated	Asserted	Write lower byte	D ₀₀ –D ₀₇	Data valid
0	Asserted	Negated	Write upper byte	Data valid	D ₀₈ –D ₁₅
0	Asserted	Asserted	Write word	Data valid	Data valid
1	Negated	Negated	No operation	Invalid	Invalid
1	Negated	Asserted	Read lower byte	Invalid	Data valid
1	Asserted	Negated	Read upper byte	Data valid	Invalid
1	Asserted	Asserted	Read word	Data valid	Data valid

Note: In a byte write operation, the data on D₀₀–D₀₇ is replicated on D₀₈–D₁₅ for a lower-order byte access, and the data on D₀₈–D₁₅ is replicated on D₀₇–D₀₀ for an upper-order byte access. This arrangement is due to the implementation of the 68000 and is not guaranteed in future versions of the 68000. This curious anomaly once caused me to waste several hours debugging a 68000 system.

When we introduce the 68020's memory interface later in this chapter, we will find that the 68020 lacks separate upper and lower data strobes. Since the 68020 has a true 32-bit data bus, it requires four data strobes to select one or more bytes of a longword. Instead of four data strobes the 68020 has a single data strobe, an A₀₀ pin, and two size control signals. Designers must use these signals to generate their own byte-select signals.

DTACK* The active-low *data transfer acknowledge* input to the 68000 is a hand-shake signal generated by the device being accessed and indicates that the contents of the data bus are valid and that the 68000 may proceed. When the processor recognizes that DTACK* has been asserted, it completes the current access and begins the next cycle. If DTACK* is not asserted, the processor generates wait-states (i.e., it idles) until DTACK* goes low, or until an error state is declared. DTACK* may be generated by a timer that is triggered by the beginning of a valid memory access. When the timer counts up to a predefined value, it forces the DTACK* input to the 68000 low. This timer must be supplied by the system designer.

The way in which the asynchronous bus control group operates is dealt with in detail when the 68000 read and write cycles are described. The 68000 also has three synchronous bus control pins (E, VPA*, and VMA*) that are not required in all systems and are described later.

Special- Function Pins of the 68000

Pins in this group perform functions that are not needed in all systems and are included here for the sake of completeness. Later chapters show how they are employed in sophisticated microprocessor systems. The special function pins fall into four groups: *bus error control* that enables the 68000 to recover from errors within the memory system, *bus arbitration control* that allows more than one CPU to share the address and data buses, *function code outputs* that define the type of operation being executed and that can be used to control memory accesses, and *interrupt control pins* that enable a peripheral to request attention and permit the CPU to identify the source of the interrupt.

Bus Error Control The microcomputer system uses the 68000's active-low bus error input, BERR*, to inform the 68000 that something has gone wrong with the bus cycle currently being executed. BERR* enables the 68000 to recover gracefully from events that would spell disaster for other processors.


Sometimes an access is made to a memory location that is either faulty or nonexistent. The latter situation occurs when a spurious address is generated by a software error. Whenever external logic detects such an anomaly, it asserts BERR*. The precise nature of the action taken by the 68000 on recognizing that BERR* has been asserted is rather complex and is also dependent on the current state of the HALT* input. The behavior of the 68000 under these circumstances is dealt with later. For the moment we can state that the 68000 will either try to rerun the faulty cycle or will generate an exception, and the operating system will deal with the bus error.

Strictly speaking, we could regard the BERR* input as part of the 68000's memory interface. It does not take part in normal memory access operations and is used only to help the processor handle faulty memory accesses.

Bus Arbitration Control Bus arbitration control pins are used to implement sophisticated 68000-based systems with multiple processors. Readers who are not familiar with the 68000's memory interface might want to skip this section until they have read the next section.

When the 68000 controls the address and data buses, we call it the *bus master*. However, the 68000 may allow another CPU or a direct memory access controller to take control of the system bus. Figure 4.4 illustrates a multiprocessor system with three modules: a slave module and two bus masters each containing a 68000. If the system had only one bus master, the processor would have permanent control of the address and data buses.


Figure 4.4
Multiprocessor
system



The 68000 requires at least two signals to implement the multiprocessor system of Figure 4.4. One signal is a “would you please relinquish the bus so that I can use it” output from the potential bus master, and the other is a “yes you can have the bus” output from the current bus master. The first signal is called *bus request*, and the response is called *bus grant*. Whenever a 68000 (or a DMA controller, etc.) generates the address of a memory location that falls within the address space of another module, a bus request signal is asserted to request the bus from the current bus master. As the 68000 (i.e., the would-be master) is an asynchronous device, it is able to wait for the bus to become free.

The 68000 has three signals, bus request (BR*), bus grant (BG*), and bus grant acknowledge (BGACK*) that enable it to give up the bus in an orderly fashion in response to a request from a potential bus master. Incidentally, the 68020 and 68030 perform arbitration in exactly the same way as the 68000 (but not the 68040). Figure 4.5 describes the 68000’s bus arbitration pins, two of which are inputs and one an output. If a 68000 is not used in a multimaster system, both BR* and BGACK* can be pulled up to V_{cc} and BG* left open-circuit. Figure 4.6 provides a protocol flowchart for the 68000’s bus arbitration sequence.

Figure 4.5 The 68000’s bus arbitration control signals




Assume that a certain 68000 is currently the bus master and is using the system bus. When another device wishes to become a bus master, it asserts the current bus master’s BR* (bus request) input. The 68000 must respond to this request, because a bus request cannot be masked or prioritized by the 68000 like an interrupt.

After BR* has been asserted and internally latched by the 68000, the CPU asserts its BG* (bus grant) output, which indicates to the requesting device that the current bus master will give up the bus at the end of the present bus cycle. BG* is usually asserted as soon as possible by the 68000. If the 68000 has already made a decision to execute the bus cycle but has not yet asserted its address strobe AS* to start this cycle, the 68000 delays the assertion of BG* until AS* has been asserted. If the 68000 ever asserted BG* before AS*, the requesting device might wrongly assume that it had control of the bus.


When the requesting device detects the assertion of BG*, it knows that it is going to get control of the bus and waits until AS*, DTACK*, and BGACK* (bus grant acknowledge) have all been negated before asserting its own BGACK* output. This situation

Figure 4.6
Protocol
flowchart for
bus arbitration



indicates that the current bus master is not accessing the bus (AS* negated), the current bus slave is not accessing the bus (DTACK* negated), and no other potential master is about to use the bus (BGACK* negated). The requesting device may release (i.e., negate) BR* after the BG* handshake from the current bus master has been detected.

Once BGACK* has been asserted by the new bus master, the old bus master (or any of the potential bus masters) cannot access the bus as long as BGACK* is asserted. The old bus master then negates its BG* output. At this stage, only BGACK* is being asserted by the new bus master, and therefore, BR* can be asserted by another potential bus master. The timing diagram of a bus arbitration sequence is given in Figure 4.7.

Figure 4.7 Timing diagram of a bus arbitration sequence

When BGACK* is asserted, the 68000 floats its address bus, function code outputs, data bus, AS*, R/W*, LDS*/UDS*, and VMA* control outputs. For all practical purposes the 68000 is taken off the system bus. Since all these pins are floated when the 68000 has given up the bus, the designer should take care to avoid a situation in which no device is driving the bus. Pull-up resistors can be used to force all control inputs into an inactive-high state when they are floated.

If the 68000 is used in a simple arrangement with only one other potential bus master, little or no extra bus arbitration control logic is required. In Chapter 5, we will demonstrate how bus arbitration can be used to control the refresh of dynamic memory. However, whenever a system implements several potential bus masters, some arbitration logic is required to deal with the near-simultaneous requests for bus mastership from several devices. Chapter 10 shows how the VMEbus deals with this.

You can implement a *single-line bus arbitration system* in simple 68000 systems. If an alternate bus master wishes to force a 68000 off the bus, all the alternate bus master need do is assert the BGACK* input (i.e., without any prior BR*, BG* handshake). Asserting BGACK* takes the 68000 off the bus and floats its address and data bus drivers. If you do use this mode, take great care not to blast a 68000 in midcycle. If you really must use this technique, wait for the 68000 to negate AS*, wait a further two clock cycles, and then assert BGACK*.

Function Code Outputs

In principle, a microprocessor reads instructions, interprets them, and operates on data either within the processor itself or within the memory system. In practice, the operation of the processor is rather more complex because it has to interact with external events

through the *interrupt mechanism*. Moreover, the processor accesses different types of elements in memory—*instructions* and *data*. Information about the operation being executed by the processor is important to the system designer; for example, it can be employed to prevent one user from accessing a region of memory assigned to another user or to the operating system.

This information is called *status information* and is provided by microprocessors in varying amounts. The 68000 has three *function code* outputs, FC0, FC1, and FC2, that indicate the type of cycle currently being executed. The function code becomes valid approximately half a clock cycle earlier than the contents of the address bus. Although 68000's function code outputs are not needed to build a working microcomputer, FC0–FC2 can be used to enhance the operation of the system. One way of looking at the function code is to regard it as an extension of the address bus. The significance of this statement will be made clear in Chapter 7 when we discuss memory management.

Table 4.3 shows how FC0, FC1, and FC2 are interpreted. Three of the eight states are marked *undefined, reserved*, which tells us that these states may be reassigned in future versions of the 68000. Function code output FC2 distinguishes between two modes of operation of the 68000: *supervisor* and *user*. FC1 and FC0 divide memory space into *data space* and *program space*.

Table 4.3
Interpreting
the 68000's
function
code output

<i>Function Code Output</i>			
FC2	FC1	FC0	Processor Cycle Type
0	0	0	(Undefined, reserved)
0	0	1	User data
0	1	0	User program
0	1	1	(Undefined, reserved)
1	0	0	(Undefined, reserved)
1	0	1	Supervisor data
1	1	0	Supervisor program
1	1	1	CPU space (interrupt acknowledge)

The 68000 is always in one of two states: user or supervisor. The concept of user and supervisor states does not exist for 8-bit microprocessors or for some 16-bit devices. User and supervisor states have a meaning only in the world of multitasking systems, where two or more programs (*tasks*) are running concurrently. The supervisor state is the state of highest privilege, and certain instructions may be executed only in this state. In general, the supervisor state is closely associated with the operating system, whereas the less privileged user state is associated with application programs running under the operating system. By restricting the privileges available to the user state, individual programs are capable of causing less havoc if they crash.

The supervisor state is in force when the S-bit of the *processor status word* is true. All exception processing (e.g., interrupt-handling, bus error, and reset) is performed in the supervisor state, regardless of the state of the processor before the exception occurred. Consequently, the 68000 always powers-up in the supervisor state. A change from supervisor to user state can be carried out under program control, but it is impossible to

move from the user to supervisor state under program control. Only by the generation of an exception can a transfer from user to supervisor mode be made. Chapter 6 is devoted to the 68000's exception handling.

Table 4.3 also shows how it is possible to determine whether the processor is accessing program or data. The region of memory containing data is called *data space*, and the region containing instructions is called *program space*. The meaning of the word *space* in this context is closer to the mathematician's use of the word (e.g., vector space) than to the everyday meaning.


By the way, there is a relationship between function codes and addressing modes. In Chapter 2 we said that program counter relative addressing could be used only with source operands and not destination operands. For example, the instruction `MOVE.W Table(PC), D3` is legal, whereas `MOVE.W D3, Table(PC)` is illegal. The 68000 accesses program space whenever the program counter is used to calculate an effective address. This rule applies to operands as well as to instructions. Consequently, the effective address `Table(PC)` yields a function code output corresponding to program space, rather than to data space as you might expect. The 68000 does not permit a program counter relative address to be used as a destination operand, since that would involve writing to program space. Although we have not yet covered interrupts, it is worth pointing out that the initial reset vector (i.e., program entry point) and the initial value of the stack pointer are fetched from program (supervisor) space.

The function code outputs indicate an access to data space whenever most operands are read (apart from those using a program counter effective address), all operands are written, and exception vectors are fetched (apart from the reset vector mentioned before).

The function code $FC0 = FC1 = FC2 = 1$ is called *interrupt acknowledge* and indicates that the 68000 is responding to an interrupt request by a peripheral. The 68010 and later processors employ the code $FC2, FC1, FC0 = 1, 1, 1$ to indicate CPU operations other than interrupt acknowledge cycles (e.g., coprocessor communications). This function code output is now more properly referred to as *CPU space*. Because other members of the 68000 family use CPU space for various purposes, it is necessary to distinguish between different CPU spaces. The 68010, 68020, and 68030 employ address bits A_{16} to A_{19} to indicate the type of CPU space being accessed. Because the 68000 has only one CPU address space (i.e., interrupt acknowledge), it is not normally necessary to decode A_{16} – A_{19} (which are all one) to distinguish an interrupt acknowledge cycle from other CPU space cycles. However, designers of 68000-based systems should decode A_{16} – A_{19} during interrupt acknowledge cycles to enable their systems to be upgraded to the 68020 or 68030.

Dividing memory space into separate program and data spaces makes it possible to prevent a program from corrupting the data space of another program by detecting any access to program space that would corrupt the program. In Chapter 2, we discovered that some of the 68000's instructions are privileged, and they can be executed only when the CPU is operating in the supervisor mode.

Figure 4.8 illustrates how the function code outputs can control memory systems by generating suitable enable signals for each block of memory. A region of memory space is devoted to the supervisor (i.e., operating system) and cannot be accessed when the 68000 is operating in the user mode. Note how we are using one of the 68000's hardware facilities (i.e., its function code outputs) to protect a software facility (i.e., the operating system).

Figure 4.8 Using the 68000's function code outputs

To make the example more interesting, we divide the user space into two regions: user program and user data. The user program space can be accessed from both the user program state and from the supervisor data state. Why? Because the operating system loads the user program into user memory from disk. When the operating system transfers this program, the data is transferred in the supervisor data mode, which means the user program space must be accessible from supervisor data space. Note also that the user data space can be accessed only when the 68000 is in the user data mode. In this case, we argue that user data space is private to the user and even the operating system should not be permitted to access it.


Interrupt Control Interface An external device uses the 68000's three interrupt control inputs (IPL0*, IPL1*, and IPL2*) to indicate that it requires service. The 3-bit code on IPL0*–IPL2* specifies one of eight levels of interrupt request from 0 to 7. Level 0 has the lowest priority and indicates that no interrupt is requested. Level 7 is the highest priority interrupt.

The *interrupt mask bits*, I_2 , I_1 , and I_0 , in the status register determine the level of interrupt that will be serviced. An interrupt request is serviced only if it has a higher value than that currently indicated by the interrupt mask bits. A level-7 interrupt is handled rather differently because it is always serviced by the 68000.

Peripherals have only a single interrupt request output. Consequently, most 68000-based microcomputer systems must use a *priority encoder circuit* to convert up to seven levels of interrupt request into a 3-bit code that can then be applied to the IPL0*–IPL2* inputs.

Chapter 6 describes the logic required to implement fully a 68000 interrupt system. Here we indicate only the type of logic required to make use of the 68000's interrupt handling facilities to avoid keeping you in suspense until Chapter 6. Figure 4.9 demonstrates how a single 74LS148 priority encoder transforms one of seven interrupt requests

Figure 4.9
External logic
required to
provide
interrupt
request and
acknowledge
signals



on IRQ1*–IRQ7* into a 3-bit code on IPL0*–IPL2*. Because there are seven levels of interrupt request, it is necessary to tell the interrupting device which interrupt level is being processed by the 68000. The AND gate connected to FC0–FC2 detects an access to interrupt acknowledge space and uses it to enable the 74LS138 three-line-to-eight-line decoder. During an interrupt acknowledge, the 68000 puts the level of the interrupt on address lines A₀₁ to A₀₃, which is decoded by the 74LS138 into seven levels of interrupt acknowledge. Today's designers would probably put the interrupt logic in a PAL to save space and increase functionality.


Synchronous Bus Control

Unlike most microprocessors, the 68000 is able to carry out either synchronous data transfers or asynchronous data transfers between itself and memory. We first look at the synchronous data transfer, which is used largely to support older peripherals.

In a synchronous data transfer, the processor provides an address and a strobe or clock to indicate that the address is valid. The timing diagram of Figure 4.10 demonstrates a simple synchronous data transfer. If you are not already familiar with timing diagrams, we will discuss them in detail shortly. At point A in Figure 4.10, a read cycle begins with the falling edge of the clock. At B, the CPU generates the address of the memory location to be accessed. At C, the memory provides data for the CPU to read. The read cycle ends at D with the falling edge of the clock. The time between C and D is called the CPU's *data setup time* and is the time for which data must be valid before the end of the cycle. If insufficient time is allowed, and the CPU's data setup time is violated, the data read by the CPU may be invalid.

Strictly speaking, the 68000's synchronous bus control group of signals is not needed—all data transfers may take place asynchronously. The synchronous bus control

Figure 4.10
Synchronous
data transfer
(idealized
version)



group simplifies the interface between the 68000 and peripherals designed for use with older 8-bit synchronous bus microprocessors; that is, this group of signals makes the 68000 look like an 8-bit 6800 to certain peripherals. Section 8.1 on interfacing techniques takes a more detailed look at the synchronous interface. Three control signals are included in this group: *valid peripheral address* (VPA*), *valid memory address* (VMA*), and *enable* (E).

VPA* When a peripheral with a synchronous interface detects that it is being accessed, it asserts the 68000's active-low valid peripheral address input to indicate that a synchronous bus cycle is requested. When the processor recognizes that VPA* has been asserted, it initiates a synchronous data transfer by means of its VMA* and E control signals.

VMA* The active-low valid memory address signal from the 68000 informs the peripheral that there is a valid address on the address bus. The assertion of VMA* by the CPU is a response to the assertion of VPA* by an addressed peripheral.


E The enable output from the 68000 is a timing signal required by all 6800-series peripherals and is derived from the 68000's own clock input. One E cycle is equal to ten 68000 clock cycles. The E clock is nonsymmetric: it is low for six clock cycles and high for four. There is no defined phase relationship between the processor's own clock and the E clock. The E clock runs continuously, independently of the state of the 68000.

The synchronous bus control signals VPA*, VMA*, and E are not implemented by the 68020 and later processors. If you are using these advanced microprocessors, you should also be using modern 68000-series peripherals.

Asynchronous Bus Control

Figure 4.11 illustrates an asynchronous data transfer, which is rather more complex than its synchronous counterpart. The processor generates an address at point A and asserts an address strobe at B to inform the memory that the current address is valid. When the memory detects that the address strobe is asserted, it places data on the data bus that becomes valid at point C. The memory asserts its data acknowledge strobe at point D to inform the processor that its data is valid. The processor detects that the data is valid, reads it, and negates its address strobe to indicate that it has read the data (point E). In turn, the memory then negates its data acknowledge signal to complete the cycle. This sequence of operations is called a *fully interlocked handshake*.

Figure 4.11
Asynchronous
data transfer
in a CPU read
cycle (idealized
version)



Note: Control signals shown are active-high.

The 68000 is not fully asynchronous because its actions are synchronized with a clock input. Although the 68000 may prolong a memory access until an acknowledgment is received, the operation can be extended only in increments of one clock cycle. We are now going to examine timing diagrams and the 68000's asynchronous bus cycles in detail.

4.2

TIMING DIAGRAM

Traditionally, the *timing diagram*, which shows the relationship between the signals involved in a read/write cycle and time, has been used to illustrate a data transfer. The timing diagram is principally a design tool that enables an engineer to match components of different characteristics so that they will work together. In recent years, the timing diagram has been supplemented by what may best be called a *protocol diagram* or *timing flowchart*. The protocol diagram is an abstraction of the timing diagram that seeks to remove all detail in order to provide only the most essential information to the reader. We analyze the 68000's read and write cycles by means of both protocol flowcharts and timing diagrams.

Timing Diagram of a Simple Flip-flop

Let's begin our examination of timing diagrams with the positive-edge triggered D flip-flop (see Figure 4.12). This device represents the most basic memory element and latches data just as a microprocessor does. The microprocessor timing diagram is just a scaled-up version of the timing diagram of the D flip-flop.

There is more than one way of drawing a timing diagram; Figure 4.12(a) illustrates its idealized form. The vertical axis represents signal levels and the horizontal axis represents time. All signals are either at a low level or a high level and make a transition between logic levels instantaneously. At point A, the flip-flop's D input rises to a high level. At point B, the flip-flop is clocked, and the D-input is latched and transferred to the Q output.

Figure 4.12
Timing diagram
of a D flip-flop




Figure 4.12(b) illustrates the actual behavior of a D flip-flop. All transitions between states are represented by sloping lines to indicate that signals do not change state instantaneously. The sloping lines are illustrative and do not indicate the actual rise- or fall-time of the signal. Timing diagrams are rarely drawn to scale.

The gradual transition between logic levels poses the question, “When does a signal actually change state?” The answer is, of course, that when a signal at the input of a logic element passes the device’s switching threshold, the device responds to its new logical input. Unfortunately, the switching threshold for logic elements is not quoted in their specifications. In any case, the switching level varies from device to device. Semiconductor manufacturers specify switching characteristics by referring all timing to the point at which a signal passes a given level.

The reference levels for output voltages are V_{OL} and V_{OH} , representing the guaranteed maximum output voltage in a low state, and the guaranteed minimum output in a high state, respectively. Similarly, the reference levels for inputs are V_{IL} (the maximum input guaranteed to be recognized as a low level), and V_{IH} (the minimum input guaranteed to be recognized as a high level). For Schottky TTL devices, the values of V_{OL} , V_{OH} , V_{IL} , and V_{IH} are 0.4 V, 2.7 V, 0.8 V, and 2.0 V, respectively. Some manufacturers specify the reference points as 10 percent and 90 percent of the high-level output of a gate; others choose the midpoint as the reference.

In Figure 4.12(b) the time between points A and B is labeled t_{AB} and is measured from the point at which the D input has reached its high level, V_{IH} , and the point at which the clock has reached its high level. The value of t_{AB} is called the *data setup time* and represents the minimum time for which data must be stable at the input of the flip-flop before it is clocked. At point C, the D input has left V_{IH} and is returning to a low level. The time between B and C (t_{BC}) is called the *data hold time* and is the minimum time for which the data must be held stable after the flip-flop has been clocked.

As a result of clocking the flip-flop, its Q output changes state at point D. The time t_{BD} is the maximum time taken for the output to become valid following a clock pulse.

So far, we have been concerned with specific changes of state (D changing from a low to high level). Figure 4.12(c) gives the general form of a timing diagram. The D input is represented by two parallel lines at low and high levels. We are not interested in the actual value of the D input—only in the points at which changes occur. At point A' the input begins to change state, and at point A it has reached V_{IL} or V_{IH} . Point A is used as the reference point from which the setup time is measured. Prior to point A, the space between the parallel lines representing the D input is shaded to indicate that the data is invalid. Similarly, after the data hold time has been exceeded (point C), the D input may change once more. Between points A and C the unshaded area represents the period for which the data must be stable.

Figure 4.12(d) provides an alternative form of timing diagram that emphasizes the relationship between signals on a cause and effect basis. The cause in Figure 4.12(d) is the rising edge of the clock input. A line from this edge is drawn to the D input, showing that the rising edge of C causes D to be sampled. A line from the point at which D is sampled is drawn to the point at which Q changes state, indicating that the cause D results in the effect Q.


68000 Read Cycle

We now describe the sequence of events taking place when the 68000 reads data from memory during an asynchronous bus cycle. The 68000 can read either a 16-bit word or an 8-bit byte in a single read cycle. As there is very little difference between these

operations, only a word operation is described. The difference between a byte read and a word read is commented on later. We need to understand and analyze the read and write cycle in order to design an interface between the 68000 and external memory.

Protocol Diagram Figure 4.13 provides the *protocol flowchart* for a 68000 read cycle. This is an abstraction of the timing diagram that seeks to remove all detail in order to provide only the most essential information. A read cycle involves two parties, the reader and the read (the readee?). The reader is the 68000, which is a bus master because it controls the system bus. A computer system may support several 68000's, but only one may be the bus master at any instant. The left-hand side of the diagram displays the actions carried out by the bus master. Each block is labeled by the action it performs. The numbered lines below the block's header describe the sequence of actions carried out by that block.

Figure 4.13
Protocol
flowchart for
a 68000
read cycle



The right-hand side of the diagram displays the actions carried out by the slave during the transfer of information. The slave is, of course, the memory being accessed by the master. The slave is so called because it can take part in a data transfer but it cannot initiate a transfer.

The protocol diagram is read from top to bottom; for example, the action, “Address the slave,” carried out by the master, is followed by the slave’s response, “Output the data.” Actions within boxes may or may not take place simultaneously. The protocol diagram of Figure 4.13 describes the conversation that takes place between a 68000 (bus master) and external memory (bus slave). It does not define the precise timing relationships between signals. In other words, the protocol diagram tells you *what* is happening but not *when* it is happening.

The essential feature of an asynchronous read cycle is the *interlocked handshaking* procedure that takes place between the master and the slave. A read cycle starts when the master indicates its intentions by setting up an address and forcing R/W* high. By asserting AS*, UDS*, and/or LDS*, the CPU says, “Here’s an address from which I wish to read the data.”

The slave detects that the address and data strobes are asserted and starts to access the data. The slave asserts DTACK*, informing the processor that it may proceed. DTACK* is the handshake from the slave to the processor, and acknowledges that the slave has (or is about to have) valid data available. The microprocessor systems designer must provide suitable circuits to generate the appropriate delay between the start of a read (or write) cycle and the assertion of DTACK*. If DTACK* is not asserted, the master will, theoretically, wait forever. As we shall see, the 68000 has provisions for dealing with the failure of a slave to complete a handshake by asserting DTACK*. When the master recognizes DTACK*, it terminates the cycle by latching the data and negating the address and data strobes. This invites the slave to terminate the access by removing data from the bus and negating DTACK*.

We now examine the sequence of events taking place during a memory access in greater detail by using the *timing diagram* to analyze the cycle.


68000 Timing Diagram

Figure 4.14 presents a simplified version of a 68000 read cycle. We have omitted timing parameters and have included only those signals of immediate interest (e.g., FC0–FC2 are omitted). Each *bus cycle* consists of a minimum of four *clock cycles* divided into eight states labeled S0–S7. A bus cycle starts in state S0 with the clock high and ends in state S7 with the clock low. Figure 4.15 demonstrates that a read cycle may be extended by the insertion of *wait states* between clock states S4 and S5. A wait state has a duration of one half clock cycle. The insertion of wait states allows you to operate the 68000 with a mixture of both fast and slow memory components.

Figure 4.14 shows the relationship between the 68000’s asynchronous bus signals and between these signals and the states of the clock. During the first state, S0, all signals are negated, with the exception of R/W*, which becomes high to indicate a read operation for the remainder of the current cycle. In the following description of the 68000, all times given are for the 8 MHz version, unless stated otherwise.

In state S1, the address on A₀₁–A₂₃ becomes valid and remains so until state S0 of the following cycle. In state S2 the address strobe AS* goes active-low, indicating that the contents of the address bus are valid. Why, then, do we need AS*, as the falling edge of clock state S2 indicates that the address is valid? One answer to this question lies in the

Figure 4.14
A 68000
read cycle




Note: The lines shown indicate indirect actions. For example, although the assertion of DTACK* in state S4 leads to the negation of AS* and UDS*/LDS* in state S7, the negation of these signals is actually triggered by the falling edge of the clock at the end of state S6.

variations between different versions of the 68000. The AS* output from the 12.5-MHz version of the 68000 might not go low until state S3. It is not the relationship between the clock and the 68000's signals that matters to the designer—it is the relationship between the signals themselves. Moreover, the 68000 lacks any output that tells you the value of the current state (i.e., you cannot tell when it is about to enter state S0 and execute a new bus cycle).

Timing diagrams are rarely drawn to scale and the picture presented can be misleading without an appreciation of the actual timing parameters. For example, AS* might be shown as changing state in clock state S2, yet in some extreme circumstances it may actually go low as late as state S3. Consequently, if we were to attempt to use the falling edge of S2 to latch AS*, we might miss it.

In a read cycle, the timing specifications of the upper and lower data strobes are the same as AS*. The falling edge of UDS* and/or LDS* initiates the memory access, and at the same time or after a suitable delay triggers a data transfer acknowledge, DTACK*,

Figure 4.15
A 68000 read
cycle extended
by the insertion
of wait states



response from the memory system. Remember that the designer of the microcomputer system has to provide suitable logic to control DTACK*. The delay between a data strobe going low and the falling edge of DTACK* must be sufficient to guarantee that there is enough time to access the memory currently being read. If DTACK* does not go low at least 20 ns before the end of state S₄, wait states are introduced between S₄ and S₅ until DTACK* is asserted (see Figure 4.15).


The assertion of the data strobes causes the memory to be accessed and data to appear on the data bus. Figure 4.14 shows that data is available in state S₆, although the actual point depends on the access time of the memory being read.

During the final state of the current bus cycle, S₇, both the address and data strobes are negated and the data latched into the 68000 internally. The negation of these strobes causes the memory to stop putting data on the data bus and to return the bus to its high impedance (floating) state. DTACK* must be negated after the strobes have been negated. The address bus is floated in the following S₀ state and the read cycle is now complete.

68000 Timing Parameters Microcomputer engineers need to know the restrictions placed on their designs by the timing requirements of a microprocessor. Figure 4.16 provides a detailed read cycle timing diagram of the 68000, and Table 4.4 gives the value of the read cycle timing parameters.

The 68000 clock input is specified by three parameters. Its period, t_{cyc} , must not be less than 125 ns for an 8-MHz clock or more than 250 ns. The maximum limit of the clock period, 250 ns, is determined by the way in which the 68000 stores data internally as a charge on a capacitor. If the 68000 is not clocked regularly, internal data is lost, leading to unpredictable behavior of the processor. Limits are also placed on the times for which

Figure 4.16
Detailed timing
diagram
of the 68000
read cycle



Note: R/W* does not go low until state S2 of the following cycle.

the clock may be in either a high or a low state. Table 4.4 reveals that the clock input should have an approximately symmetrical waveform with equal up and down times.

The address bus is floated within t_{CHADZ} seconds (80 ns maximum) of the start of S0. At no more than t_{CLAV} seconds (70 ns maximum) from the start of S1, the new address for the current bus cycle is placed on the address bus. The address strobe, AS*, is asserted no less than t_{AVSL} seconds (30 ns minimum) after the address has stabilized.

Table 4.4
Read cycle
timing
parameters of
the 8-MHz
68000 (all
values in
nanoseconds)

Parameter Name	Symbol	Minimum	Maximum
Clock period	t_{cyc}	125	250
Clock width (low)	t_{CL}	55	125
Clock width (high)	t_{CH}	55	125
Clock high to address bus high impedance	t_{CHADZ}		80
Clock low to address valid	t_{CLAV}		70
Address valid to AS* low	t_{AVSL}	30	
Clock high to AS*, DS* low	t_{CHSL}	0	60
Clock low to AS*, DS* high	t_{CLSH}		70
AS*, DS* with low	t_{SL}	240	
Clock high to R/W* high	t_{CHRH}	0	70
Clock high to function code valid	t_{CHFCV}		70
Function code valid to AS* low	t_{FCVSL}	60	
Asynchronous input DTACK* setup time	t_{ASI}	20	
AS*, DS* high to DTACK* high	t_{SHDAH}	0	245
Data in to clock low setup time	t_{DIDL}	15	
DS* high to data invalid (data hold time)	t_{SHDI}	0	
DTACK low to data in setup time	t_{DALDI}		90

Address valid to address strobe low, t_{AVSL} , is a key parameter, because if the designer uses AS* to latch the address, he or she must choose a device with a setup time less than t_{AVSL} .

R/W* is set high at the beginning of a read cycle no more than t_{CHRH} seconds (70 ns maximum) after the start of state S0 and stays high for the remainder of the current cycle. In practice, the designer can forget about R/W* during a read cycle, as it is high well before the other parameters are valid and remains high until well after they have changed.

The 68000 puts out its function code no more than t_{CHFCV} seconds (70 ns maximum) after the start of state S0 and no sooner than t_{FCVSL} seconds (60 ns minimum) before AS* is asserted. The function code behaves like an address and can be latched by AS* at the same time as the address. The function code is available earlier than the address to give a memory management unit time to decode the type of memory being accessed. This topic is developed in Chapter 7.

The key parameter governing the DTACK* handshake from the peripheral is its setup time, t_{ASI} (20 ns minimum) before the falling edge of state S4. If DTACK* is asserted before its minimum setup time, the next state will be S5. If DTACK* does not meet this setup time, the processor introduces wait states after S4, until DTACK* is asserted at least t_{ASI} seconds before the falling edge of the next 68000 clock input.


The data from the memory being accessed is placed on the data bus and must satisfy setup and hold times similar to the input of the D flip-flop described earlier. The data must be valid at least t_{DIDL} seconds (15 ns minimum) before the beginning of state S7.

During state S7, both address and data strobes are negated no more than t_{CLSH} seconds (70 ns maximum) after the falling edge of the clock. In order to meet the data hold time of the 68000, the contents of the data bus must be stable for at least t_{SHDI} seconds (0 ns minimum) after the rising edge of the address and data strobes. Here the minimum

value of 0 ns means that the data may become invalid concurrently with the rising edge of AS* or LDS*/UDS*.

Memory Timing Diagram Before we can perform timing calculations on a 68000 read cycle, we have to consider the characteristics of the memory it is accessing. Here, we are concerned only with how the 68000 executes a memory access and omit details of memory system design until Chapter 5. The memory used to illustrate read/write cycles is a generic static memory component, the 6116. This is a small and relatively slow device by today’s standards. We will look at higher-speed memories later. Figure 4.17 provides its timing diagram and Figure 4.18 illustrates the pins through which it communicates with a microprocessor. The 6116’s read-cycle parameters are given in Table 4.5.

Figure 4.17
Read cycle
timing diagram
of a 6116
static RAM



Note: R/W* is high for the duration of the read cycle and OE* is low. The read access is controlled entirely by CS*.

Figure 4.18
Pinout of the
6116 2K × 8-bit
static RAM




Table 4.5
The 6116's
read-cycle
timing
parameters

Parameter	Mnemonic	Minimum	Maximum
Read cycle time	t_{RC}	200 ns	
Address access time	t_{AA}		200 ns
Chip select to output not floating	t_{CLZ}		15 ns
Chip deselect to output floating	t_{CHZ}	0 ns	50 ns

The 6116 is byte-orientated and each read or write operation transfers an 8-bit byte. Two 6116's are configured in parallel to permit the 68000 to access a 16-bit word at a time. The 6116 has eleven address inputs, labeled A_0 to A_{10} , allowing $2^{11} = 2048$ locations to be uniquely accessed.

Three inputs R/W^* , OE^* , and CS^* control the memory's operation. R/W^* determines the direction of data transfer during a memory access. Output enable, OE^* , is an active-low control that, when asserted, turns on the output circuits of the data drivers during a read access. Chip select, CS^* , is an active-low input that enables the chip during a read or write access.

The 6116 does not latch the address, and an access begins as soon as an address is stable at the chip's address terminals. In Figure 4.17 the address is stable between points A and G. This time is denoted by t_{RC} , the *read cycle time*, which has a minimum value of 200 ns (see Table 4.5). Consequently, successive accesses to the 6116 must be separated by at least 200 ns. A cycle time of 200 ns is relatively long by the standards of today's high-speed memory components.

Neither the memory's R/W^* nor its OE^* inputs appear in Figure 4.17. We assume that R/W^* is high for the entire cycle and that OE^* is permanently low. Unless OE^* is used to turn the data bus drivers on and off independently of the CS^* input, OE^* may be permanently asserted.


At point B, chip select, CS^* , is asserted to execute the read operation. CS^* is normally derived from one of the data strobes (UDS^* or LDS^*). The effect of CS^* in a read cycle is to turn on the chip's data bus drivers. Consequently, the data bus comes out of its high impedance state and data appears on the bus at point C, t_{CLZ} seconds after CS^* is asserted. The maximum value of t_{CLZ} is 15 ns, which means that if CS^* is asserted shortly after the current address has become valid, any data appearing on the data bus will not be valid. Invalid data is shown by the shaded region in Figure 4.17. It is not until point D, t_{AA} seconds after point A, that the contents of the data bus are valid, and may be read by the computer. The period between points A and D (i.e., t_{AA}) is the *access time* of the memory and is quoted as not more than 200 ns.

Chip-select is negated at point E, causing the data bus to float at point F. The maximum duration between points E and F is t_{CHZ} and is quoted as 50 ns.

Connecting the 6116P RAM to a 68000 CPU Figure 4.19 illustrates the organization of an interface between the 68000 and two 6116 memory chips. This circuit will work, although most microcomputer systems isolate memory components from the 68000's address and data buses by means of buffers or data bus drivers; we will return to this point later.

The 68000's data bus is connected directly to the data buses of the 6116s. RAM1 is connected to D_{00} to D_{07} , and RAM2 to D_{08} to D_{15} . This diagram raises an interesting

Figure 4.19 Connecting the 6116 RAM to a 68000 CPU



practical problem of terminology. The data bus pins of a 6116 are labeled D_0 to D_7 . The D_0 pin of RAM1 is connected to the 68000's D_{00} pin, etc., and all is well. However, the D_0 pin from RAM2 is connected to the 68000's D_{08} pin, etc., raising a problem of terminology. What do we do when a line called X from component A is connected to a line called Y from component B ? Clearly, we have a situation in which the same line has two different names.

The way out of this dilemma is to label lines by their system function, and label the inputs and outputs of integrated circuits by the names used by the chip manufacturers. Whenever the name used by a chip manufacturer to define a pin differs from the name of a line connected to that pin, the manufacturer's name will appear only within the box representing the chip.

Address lines A_{01} to A_{11} from the 68000 are connected to the address inputs of the two 6116 RAMs. The address inputs of the RAMs are wired in parallel so that the same location is accessed in each chip simultaneously—one chip supplies the upper byte of a word and the other supplies the lower byte. A_{01} from the 68000 is connected to the A_0 pin of the two 6116s—illustrating the problem of terminology we mentioned earlier.

Each RAM's R/W^* input is the logical AND (in negative logic terms) of the 68000's AS^* and R/W^* outputs. The RAM takes part in a write cycle only when AS^* is asserted and R/W^* is low. Each output enable, OE^* , is connected to the complement of R/W^* from the 68000 so that the RAM drives the data bus only in a CPU read cycle. Only the active-low chip-select, CS^* , inputs of the two RAMs are treated differently. Before dealing with CS^* , a little has to be said about *address decoding*.

Address outputs A_{01} – A_{11} from the 68000 select one of 2K unique locations within the RAMs. The 68000's remaining twelve address lines, A_{12} – A_{23} , define 2^{12} or 4K possible blocks of 2K (note that 4K blocks of 2K words = 8M words). In order to uniquely assign the 2K words of RAM to one of these 4K possible blocks, address lines A_{12} – A_{23} must take part in a decoding process. That is, only one of the 4K possible values on address lines A_{12} – A_{23} will assert CS^* .

A simple address decoder can be constructed from a 74LS133 13-input NAND gate, whose output is active-low only when all address inputs are high (see Figure 4.19). The $RAMCS^*$ output from the NAND is asserted whenever an address in the 2K word (i.e., 4K byte) range \$FF F000 to \$FF FFFF appears on the 68000's address bus.

Table 4.6 shows how AS^* , UDS^* , and LDS^* from the CPU are combined with the $RAMCS^*$ signal from the address decoder to generate $CS1^*$ and $CS2^*$. $CS2^*$ is asserted active-low whenever AS^* , $RAMCS^*$, and UDS^* are all asserted. Therefore, a simple negative logic AND gate can be used to derive $CS2^*$ from these signals. $CS1^*$ is

Table 4.6 Generating $CS1^*$ and $CS2^*$ from the 68000's strobes

<i>Inputs</i>				<i>Outputs</i>		Operation
AS^*	$RAMCS^*$	UDS^*	LDS^*	$CS1^*$	$CS2^*$	
1	X	X	X	1	1	No operation
X	1	X	X	1	1	No operation
0	0	0	0	0	0	Word read
0	0	0	1	0	1	Upper byte read
0	0	1	0	1	0	Lower byte read
0	0	1	1	1	1	No operation

generated in the same way, using LDS* instead of UDS*. Figure 4.19 demonstrates how little logic is needed to perform these functions. In a modern system, all these components would probably be put in a single programmable logic device.

Read Cycle Timing Calculations Having described the 68000's read cycle, the read cycle of a typical memory component, and the connection between the CPU and memory, the next step is to determine whether the CPU-RAM combination violates any timing restrictions. We proceed by drawing the timing diagram of the 68000's read cycle and then overlaying it with that of the memory being accessed (see Figure 4.20).

The principal timing parameter of the RAM is its access time t_{AA} , which must be sufficient to meet the data setup time of the CPU (i.e., t_{DCL}). Figure 4.20 relates the essential features of the 68000's timing diagram to those of the 6116 RAM. From the falling edge of clock state S0 to the falling edge of S6, three full clock cycles take place, a total time of $3 \times t_{cyc}$. During this time, the contents of the address bus become valid (t_{CLAV}), the memory is accessed (t_{AA}), and the data setup time met (t_{DCL}). Thus, the total time for this action is given by $t_{CLAV} + t_{AA} + t_{DCL}$. Putting the two equations together we get

$$\begin{aligned} 3 \times t_{cyc} &> t_{CLAV} + t_{AA} + t_{DCL} \\ \text{or} \quad t_{AA} &< 3 \times t_{cyc} - t_{CLAV} - t_{DCL} \\ \text{i.e.,} \quad t_{AA} &< 3 \times 125 - 70 - 15 \quad (\text{all values ns}) \\ &< 290 \text{ ns} \end{aligned}$$


The RAM must have an access time of less than 290 ns to work with the 68000L8 at 8 MHz. As the quoted value of t_{AA} for the 6116 is 200 ns, the access time criterion is satisfied by a good margin. Now consider a 12.5-MHz version of the 68000. The value of t_{AA} is now given by

$$\begin{aligned} t_{AA} &< 3 \times 80 - 55 - 10 \\ &< 175 \text{ ns} \end{aligned}$$

In this case the RAM cannot be used at 12.5 MHz without the addition of wait states. If we add two wait states (i.e., $t_{cyc} = 80$ ns), the new maximum access time is $4 \times 80 - 55 - 10 = 255$ ns.

Another criterion to be considered is the value of the data hold time ($t_{SHDI} = 0$ ns minimum) required by the CPU following the rising edge of AS* at the end of the bus cycle. No problem arises here, because Figure 4.20 shows that the address does not change until the start of state S0 in the next cycle. Therefore, the data from the RAM is valid (nominally) throughout state S7. Following the rising edge of AS*/UDS*/LDS*, the data bus drivers are turned off in the RAM. The data bus driver is not floated instantly, and the data hold time of 0 ns will be met.

The control of CS* presents no problem. As CS* is derived from AS*, RAMCS*, and LDS*, it is asserted very early in a read cycle, approximately 10 ns, t_1 , after the falling edge of AS*. CS* low turns on the data bus drivers in the RAM early in the cycle, although the data is invalid until after the RAM's access time has been met. At the end of a read cycle, CS* is negated when AS* rises no more than t_{CLSH} (70 ns) after the falling edge of state S6. The data bus is floated no more than $t_{CLSH} + t_2 + t_{CHZ}$

Figure 4.20 Read cycle timing diagram of a 68000 and 6116 combination

seconds after the start of S7. For a 68000L8 and 6116 combination with $t_2 = 10$ ns, the guaranteed turnoff time is $70 + 10 + 60 = 140$ ns.

As the duration of S7 is nominally 62.5 ns, the data bus may not be floated until up to 77.5 ns into the following S0. Fortunately, the next access does not begin until S2, so there

is no chance of bus contention occurring; that is, the next access must not try to put data on the data bus until all the data bus drivers have been turned off following the current cycle. We look at the read/write cycle timing diagram from the point of view of bus contention—the conflict arising when two devices try to drive the same bus simultaneously—later in this chapter.

68000 Write Cycle

During a write cycle, the 68000 transmits a byte or word of data to either a memory component or a memory-mapped peripheral. When a byte is written, only 8 bits of data are transferred and the appropriate data strobe asserted. When a word is written, data lines D₀₀–D₁₅ transfer the word, and both UDS* and LDS* are asserted simultaneously.

Figure 4.21
Protocol
flowchart
for a word
write cycle





Figure 4.21 gives the protocol flowchart for a write cycle, which is very similar to the corresponding read cycle flowchart of Figure 4.14. The essential differences are

1. The CPU provides data at the start of a write cycle.
2. The bus slave reads this data.

A simplified timing diagram for a 68000 write cycle is given in Figure 4.22. At the start of the cycle, an address is placed on $A_{01}-A_{23}$, and AS^* is asserted, followed by $R/W^* = 0$. Unlike the corresponding read cycle, the data strobe DS^* is *not* asserted concurrently with the address strobe; we will now use DS^* to avoid writing UDS^* and/or LDS^* . The 68000 does not assert DS^* until after the contents of the data bus have stabilized. Consequently, the data strobe can be used by memory to latch data from the CPU. After R/W^* has set low to indicate a write cycle, the CPU places data on the data bus and DS^* is asserted approximately one clock period after AS^* has gone low.

Figure 4.22
Simplified write
cycle timing
diagram for
the 68000



Note: The data strobe (UDS^*/LDS^*) is not asserted in a write cycle until one clock cycle after AS^* . This allows the memory to use UDS^*/LDS^* to latch data from the CPU.

If $DTACK^*$ is asserted before the falling edge of the S4 clock, the write cycle is terminated normally. Otherwise wait states are introduced until $DTACK^*$ is asserted (and meets its setup time) before the falling edge of the processor's clock. At the end of a write cycle, AS^* and DS^* are negated simultaneously in response to the earlier assertion of $DTACK^*$.

A more detailed write cycle timing diagram is given in Figure 4.23, and Table 4.7 defines the parameters for 8- and 12.5-MHz versions of the 68000. Figure 4.23 shows that the sequence of events at the beginning of a write cycle is

1. Address stable
2. AS* asserted
3. R/W* brought low
4. Data valid
5. Data strobe asserted

Each of these events is separated by a nonzero period of time. This sequence is well suited to most memory systems, as they require the address to be stable before R/W* makes its active transition.

Figure 4.23
The 68000
write cycle
timing diagram




Table 4.7 Write cycle timing parameters of the 68000

Parameter Name	Symbol	8 MHz		12.5 MHz	
		Minimum	Maximum	Minimum	Maximum
Clock period	t_{cyc}	125	250	80	250
Clock high to data and address bus high impedance	t_{CHADZ}		80		60
Clock low to address valid	t_{CLAV}		62		50
Address valid to AS* asserted	t_{AVSL}	30		15	
AS* asserted	t_{SL}	270		160	
AS*, DS* negated to address bus high impedance	t_{SHAZ}	40		20	
Clock high to AS*, DS* asserted	t_{CHSL}	3	60	3	40
Clock low to AS*, DS* negated	t_{CLSH}		62		40
DS* asserted in write cycle	$t_{\text{SL(W)}}$	140		80	
AS* asserted to R/W* low	t_{ASRV}		10		10
Address valid to R/W* low	t_{AVRL}	20		0	
R/W* low to DS* asserted	t_{RLSL}	80		30	
Clock high to R/W* high	t_{CHRH}	0	55	0	45
AS*, DS* negated to R/W* high	t_{SHRH}	40		20	
Clock low to data out valid	t_{CLDO}		62		50
Data out valid to DS* asserted	t_{DOSL}	40		20	
AS*, DS* negated to data out invalid	t_{SHDOI}	40		20	
Data out hold from clock high	t_{CHDOI}	0		0	
R/W* low to data out valid	t_{RLDO}	30		10	
Asynchronous input setup time (DTACK* setup)	t_{ASI}	10		10	
AS*, DS* negated to DTACK* negated (asynchronous hold)	t_{SHDAH}	0	240	0	150

Note: Some of the parameters in this table differ from those of Table 4.4. The reader should be aware that the parameters of a CPU or memory may change when the manufacturer publishes an updated data sheet.

At the end of the write cycle, the address and data strobes are negated, R/W* is set high, and the data bus is floated. Some memory components require that the RAM's W* input be negated before the CS* input goes inactive-high.

Before we consider the interface between a 68000 CPU and a memory component, we have to examine the timing diagram of a memory component. Figure 4.24 and Table 4.8 give the write cycle timing diagram and parameters of a 6116 static RAM. Note that the chip's output enable, OE*, is high throughout the write cycle.

Figure 4.24
Write cycle
timing diagram
of a 6116
static RAM




Table 4.8
Write cycle
timing pa-
rameters for
Figure 4.24

Parameter Name	Symbol	Minimum	Maximum
Write cycle time	t_{WC}		150
Chip select low to end of write	t_{CW}	90	
Write recovery time	t_{WR}	10	
Address valid to end of write	t_{AW}	120	
Address setup time	t_{AS}	20	
Write pulse width	t_{WP}	90	
Data setup time	t_{DW}	40	
Data hold time	t_{DH}	10	

The operation of the write cycle is entirely straightforward—an address from the CPU is presented to the memory component and its CS* and WE* (write enable) inputs asserted. A write cycle ends with *either* CS* or WE* being negated. Many memory components like the 6116 internally combine CS* and WE* so that the rising edge of either CS* or WE* terminates the write access.

An address must be valid at least t_{AS} seconds before WE^* is asserted and remain valid t_{WR} seconds after WE^* has been negated. Data from the 68000 must be valid at least t_{DW} seconds before the rising edge of WE^* (in practice the time is measured to the *first* of WE^* or CE^* to be negated). Data must remain valid for at least t_{DH} seconds after the end of the cycle.

Write Cycle Calculations The final step in analyzing the 68000's write cycle is to relate it to the write cycle of a typical memory component. For this exercise we use the circuit of Figure 4.19—the same circuit we used to analyze the read cycle. Figure 4.25 gives the write cycle timing diagram for the circuit of Figure 4.19 with the appropriate timing parameters for both the 68000 and the 6116 static RAM. As in the case of the read cycle, the constraints on the memory component can all be written in terms of the 68000's parameters. These calculations are given in Table 4.9.

The final column in Table 4.9 reports the *excess* time between the parameter required by the 6116 and that provided by the 68000 at 8 MHz. In all cases, the excess value is positive, which indicates that the appropriate requirement is satisfied. In almost all cases the excess is quite large. The one exception is the address setup time of the 6116, t_{AS} .

Table 4.9
Write cycle
parameters
of the 6116
in terms of
the 68000's
parameters
at 8 MHz

Memory Parameter	Parameter Expressed in 68000 Terms	Value	Required	Excess
t_{WC}	$t_{AVSL} + t_{SL} + t_{SHAZ}$	$30 + 270 + 40 = 340$	150 min	190
t_{CW}	$t_{SL(w)}$	140	90 min	50
t_{WR}	t_{SHAZ}	40	10 min	30
t_{AW}	$t_{AVSL} + t_{SL}$	$30 + 270 = 300$	120 min	180
t_{AS}	t_{AVRL}	20	20 min	0
t_{WP}	$t_{SL} - t_{ASRV}$	$270 - 10 = 260$	90 min	170
t_{DW}	$t_{DOSL} + t_{SL(w)}$	$40 + 140 = 180$	40 min	140
t_{DH}	t_{SHDOI}	40	10 min	30


Note: Because the write cycle is controlled by CS^* rather than WE^* , the effective value of t_{WP} is the time for which DS^* is low, that is, $t_{SL(w)}$. This gives a value for $t_{WP} = 140$ ns and a margin of 50 ns.

Data Bus Contention in Microcomputers

Earlier we said that it is important to turn off a memory's data bus drivers as soon as possible at the end of a read cycle. If you do not, more than one device might attempt to drive the bus simultaneously—an action that might lead to errors or even to component damage. We now examine the problem of *bus contention* in greater detail.

Let's look at another static RAM chip: the 6264 $8K \times 8$, whose read-cycle timing diagram is given in Figure 4.26. This device has two chip selects, one active-low and one active-high. In order to read data from the chip, the appropriate address must be applied to the memory, $CS1^*$ brought low, $CS2$ high, and OE^* low. Data becomes valid after the longest of t_{AA} , t_{CO1} , and t_{CO2} has been satisfied. The address must become valid, and $CS1^*$ and $CS2$ must be asserted as close together as possible if the minimum access time of the 6264 is to be achieved. If, for example, the address becomes valid, but $CS1^*$ and $CS2$ are asserted 70 ns later, the data does not become valid until after $70 \text{ ns} + t_{CO1} = 170$ ns.

Figure 4.25
Write cycle
timing diagram
of a 6116-68000
combination




The output enable, OE^* , causes the data bus to assume a low impedance state no sooner than 5 ns, t_{OLZ} , after OE^* is asserted and no later than 50 ns. These figures are of interest to the systems designer who uses OE^* to control data bus contention; that is, you can use OE^* to turn off data bus drivers at the end of a read cycle, independently of the CS^* input. The 6264 may be operated with OE^* permanently grounded, in which case the chip is controlled solely by $CS1^*$, $CS2$, and WE^* .

If OE* can be grounded and forgotten about, why have the manufacturers provided it? The short answer is that the 6264 comes in a 28-pin package and only 25 pins are strictly necessary to implement an 8K by 8 read/write RAM. Therefore, it costs nothing to provide a separate output enable pin. The long answer concerns bus contention in microprocessor systems.

A memory's OE* pin can be used to explicitly turn off its data bus drivers. The bus drivers are, of course, turned off when CS* is negated, and therefore OE* is not vital to the operation of a memory component (which is just as well, since many memories lack an OE* pin). However, using OE* to turn off the data bus drivers reduces the danger of bus contention in systems in which CS* might remain active-low beyond the end of a read cycle. This particular memory device specifies the same maximum value for data

Figure 4.26
Read cycle
timing diagram
of a 6264 RAM




Symbol	Parameter	Value for 6264P-10
t_{AA}	Access time from address valid	100 ns maximum
t_{CO1}	Chip select to output	100 ns maximum
t_{CO2}	Chip select to output	100 ns maximum
t_{HZ1}	Chip select to output float	35 ns maximum
t_{HZ2}	Chip select to output float	35 ns maximum
t_{OLZ}	Output enable to output low impedance	5–50 ns
t_{OHZ}	Output disable to output float	35 ns maximum
t_{OH}	Output data hold	10 ns minimum

bus floating from CS* high ($t_{HZ1} = 35$ ns) as for data bus floating from OE* high (t_{OHZ}). Memories often have lower values for “data bus floating from OE* high” than they do for “data bus floating from CS* high.”

Microprocessor systems designers have to worry as much about what happens at the ends of a read or write access as they do about its middle; that is, you cannot look at a *single* bus cycle in isolation without considering what happens *before* and *after* it. We will now look at the effect of two consecutive read cycles and then a read cycle followed by a write cycle.

Figure 4.27 illustrates two consecutive read cycles. Memory components M1 and M2 are connected to a system’s address and data bus. During read cycle 1, memory M1 is selected, and during read cycle 2, memory M2 is selected. Figure 4.27 shows the data outputs from M1 and M2, which are labeled data 1 and data 2, respectively.


Figure 4.27
Relationship
between
output enable
and bus
contention in a
read cycle



If M1 has data bus drivers with relatively long turn-off times, the data bus from M1 is in a low impedance state well into cycle 2. Now suppose that M2 has data bus drivers with relatively short turn-on times and the M2's data bus goes into a low impedance state very early in cycle 2. As the data buses from both memories are connected to the same system data bus, a period exists during which two devices are simultaneously trying to drive the bus. This period is shown by the shaded portion in Figure 4.27, and is potentially harmful to the system.

Write Cycle Bus Contention Another form of data bus contention solved by the output enable pin is related to a memory write cycle. Let's have a closer look at the 6264's write cycle. Figure 4.28 gives a simplified version of a 6264 write-cycle timing diagram for

Figure 4.28 Write cycle timing diagram of a 6264 RAM



Symbol	Parameter	Value for 6264P-10
t_{CW1}	CS1* low time	80 ns
t_{WR1}	CS1* hold time to address invalid	5 ns
t_{CW2}	CS2 high time	80 ns
t_{WR2}	CS2 hold time to address invalid	15 ns
t_{AS}	Address valid to CS1*, CS2, WE* setup time	0 ns
t_{WP}	Write pulse width	60 ns
t_{WHZ}	WE* low to data bus floated	35 ns
t_{DW}	Data setup time to WE* negated	40 ns
t_{DH}	Data hold time from WE* negated	0 ns

which OE^* is low throughout the entire cycle. A write cycle begins when the *last* of $CS1^*$ is low, $CS2$ is high, and WE^* is low, and ends when the *first* of them is negated. The only setup requirement for these three control signals is that the contents of the address bus be valid for at least t_{AS} (i.e., 0 ns) before they are asserted.

Both $CS1^*$ and $CS2$ must be asserted for $t_{CW} = 80$ ns, and WE^* must be asserted for at least $t_{WP} = 60$ ns. After the end of a write cycle, the contents of the address bus must not change for a period called the *write recovery time*. This is t_{WR1} ; it is 5 ns minimum if the write cycle is ended by the negation of $CS1^*$ or WE^* , and it is $t_{WR2} = 15$ ns minimum if the write cycle is terminated by the negation of $CS2$. The CPU must place its data on the memory's data bus at least $t_{DW} = 40$ ns before the termination of a write cycle and maintain it for at least $t_{DH} = 0$ ns after the end of the cycle.

Because OE^* is asserted for the duration of the write cycle, the RAM's data bus drivers may be in a low impedance state if $CS1^*$ and $CS2$ are asserted when WE^* is high. Moreover, Figure 4.28 demonstrates that the RAM's data bus drivers may drive the data bus for up to $t_{WHZ} = 35$ ns maximum following the falling edge of WE^* . We now analyze the problem of data bus contention in a write cycle.

Figure 4.29 demonstrates the problem of write-cycle bus contention. A microprocessor puts out a valid address and the memory is selected t_{CS} seconds later when CS^* goes low. t_{CS} is the delay in decoding the address. The time at which the memory's data bus assumes a low impedance state is given by $t_{CS} + t_{OE}$, where t_{OE} is the delay between chip-select going low and the memory driving the data bus into a low impedance state. At this stage, the memory component is, essentially, performing a *false read cycle*.

Memory components automatically disable their data bus drivers when the WE^* input is forced low. Consequently, any data bus contention cannot take place later than $t_{WD} + t_{WE}$, where t_{WD} is the delay between address valid and R/W^* going low, and t_{WE} is the time required to turn off the memory's data output drivers.

Data bus contention occurs during the period between the data bus buffers of the memory being turned on by CS^* going low and the buffers being turned off by R/W^* going low. This period is given by $(t_{WD} + t_{WE}) - (t_{CS} + t_{OE}) = t_{WD} + t_{WE} - t_{CS} - t_{OE}$. If the value is zero or negative, there is no problem, but if it is positive, some action must be taken to avoid this type of contention.

Bus Contention and Data Bus Transceivers In Chapter 10 we examine the buses that connect together processors, memory, and peripherals. Here we are going to look at bus contention because it is so closely related to the 68000's read and write cycles. Most readers will already be familiar with the *bus driver*—a circuit with a tristate output that can actively be driven high or low or internally disconnected from the rest of the circuit. Bus drivers are used to supply the high currents required to drive long or heavily loaded buses. A bus receiver performs the inverse function of a bus driver; it receives the signals put on the bus by other bus drivers.

Figure 4.30 describes the structure of a system containing a 68000 and a block of memory connected by a bus with data bus drivers at both its ends. The bus drivers are, in fact, in packages called *bus transceivers* because they contain both a transmitter (driver) and a receiver. Each transceiver has two control inputs: an active-low enable that enables it and a DIR (direction) that determines the direction of data flow. In Figure 4.30, transmitter/receiver BDOC/BDIC are interfaced to the 68000, and transmitter/receiver BDOM/BDIM are interfaced to the memory. We are going to consider dynamic bus contention between drivers BDOC and BDOM.

Figure 4.29
Relationship
between
output enable
and bus
contention in a
write cycle





Figure 4.30
Data bus
contention and
the bus
transceiver



Dynamic data bus contention is so called because it is associated with changes of state on the bus and is due to overlap as the old bus driver switches off and the new one switches on. When the 68000 in Figure 4.30 executes a write cycle to the memory, buffer BDOC places data on the system bus, and buffer BDIM receives this data. When this write cycle is followed by a read cycle, these two transceivers must be turned around. Therefore, buffer BDOM must not turn on until BDOC has turned off. Let's examine two examples of possible bus contention.

Write-to-Read Data-Bus-to-Data-Bus Contention Suppose the 68000 is executing a write cycle to the memory and buffer BDOC is at the CPU end of the data bus. At the end of the write cycle, BDOC is turned off by the negation of AS* and DS*. In the following read cycle, buffer BDOM at the memory begins to drive the bus. We need to determine that BDOC-on does not overlap BDOM-on. Figure 4.31 gives the timing diagram for the switchover between a write and a read cycle.

Figure 4.31 shows the end of a write cycle when AS* is negated, and bus driver enable signal E_{BDOC}* rises after a delay of t_{decode1} seconds because of the buffer control circuits. After a further t_{OFF} seconds, the data bus buffer BDOC is turned off and the data bus floats. At the start of the following read cycle, address and data strobes AS* and DS* cause the enable signal E_{BDOM}* (to buffer BDOM) to be asserted. This action takes place t_{decode2} seconds after the assertion of AS*. A further t_{ON} seconds later, the data bus transmitter on the memory card is turned on.


The time between BDOC turning off and BDOM turning on, $t_{\text{separation}}$, is

$$t_{\text{separation}} = t_{\text{SH}} - t_{\text{decode1}} - t_{\text{off}} + t_{\text{decode2}} + t_{\text{on}}$$

Assume the following values:

$$\begin{aligned} t_{\text{SH}} &= 150 \text{ ns minimum (8 MHz), 65 ns minimum (12.5 MHz)} \\ t_{\text{decode1}} &= 30 \text{ ns maximum} \\ t_{\text{off}} &= 25 \text{ ns maximum} \end{aligned}$$

Figure 4.31
Write-to-read
data bus
contention
between bus
drivers BDOC
and BDOM



$$t_{decode2} = 10 \text{ ns minimum}$$

$$t_{on} = 10 \text{ ns minimum}$$


Therefore,

$$\begin{aligned} t_{separation} &= 115 \text{ ns (for 8-MHz 68000)} \\ &= 30 \text{ ns (for 12.5-MHz 68000)} \end{aligned}$$

As the separation is positive, one buffer is turned off before the other is turned on, and no problem arises.

Write-to-Read CPU-to-Data-Bus Contention Another form of bus contention takes place between the data bus drivers inside the 68000 and the data bus receivers BDIC connected to the CPU (see Figure 4.30). The data bus drivers in the 68000 may be active for up to t_{CHADZ} seconds following the rising edge of S0 in the next cycle, as Figure 4.32 demonstrates. Data bus receivers BDIC are not turned on until $t_{decode2} + t_{ON}$ following the falling edge of AS*. The separation between the on-times of the two buffers

Figure 4.33
Write-to-read
contention in
a 68030 circuit



cycle to a read cycle. Figure 4.33 illustrates write-to-read bus contention in a system with a 68030 operating at 40 MHz. Data bus buffers are required because there are too many loads on the data bus for the 68030 to drive directly.

Assume first that the buffers are all traditional LS TTL devices (e.g., 74LS244 and 74LS245). The separation between the time at which buffer BDOC stops driving the data bus and the time at which buffer BDOM begins to drive the data bus is given by

$$t_{\text{separation}} = t_{\text{SH}} - t_{\text{LH}} - t_{\text{OFF}} + t_{\text{HL}} + t_{\text{ON}}$$

where t_{SH} is the minimum time for which AS^* is negated, t_{LH} is the maximum low-to-high propagation time of the AS^* buffer, t_{HL} is the minimum high-to-low propagation

time of the AS* buffer, t_{OFF} is the maximum output disable time of the data bus buffer, and t_{ON} is its minimum output enable time.

If we use LS TTL data in this equation, we get

$$\begin{aligned} t_{\text{separation}} &= t_{\text{SH}} - t_{\text{LH}} - t_{\text{OFF}} + t_{\text{HL}} + t_{\text{ON}} \\ &= 18 - 18 - 25 + 9 + 12 \\ &= -4 \text{ ns} \end{aligned}$$

We do get data bus contention for 4 ns and should therefore not use these components.

Suppose we carry out the same calculation using FAST TTL logic (i.e., 74F244 and 74F245 buffers). In this case, $t_{\text{separation}}$ is given by

$$\begin{aligned} t_{\text{separation}} &= t_{\text{SH}} - t_{\text{LH}} - t_{\text{OFF}} + t_{\text{HL}} + t_{\text{ON}} \\ &= 18 - 5.2 - 6.5 + 2.5 + 3.5 \\ &= 12.3 \text{ ns} \end{aligned}$$

We have now eliminated bus contention.

Suppose we use mixed logic families on the same board. The memory's data bus buffer and its control are implemented by FAST logic, whereas the 68030's buffer and its control are implemented by LS TTL logic. We now have the situation described by

$$\begin{aligned} t_{\text{separation}} &= t_{\text{SH}} - t_{\text{LH}} - t_{\text{OFF}} + t_{\text{HL}} + t_{\text{ON}} \\ &= 18 - 18 - 25 + 2.5 + 3.5 \\ &= -19 \text{ ns} \end{aligned}$$

In this case we have severe bus contention, because the LS TTL devices are slow to release the data bus at the end of a write cycle, whereas the 74F devices grab the bus early in the following read cycle. You might be tempted to think that this is an entirely unreasonable example, since nobody would be stupid enough to make such a mistake. Well, I did, and it took me some time to discover why my system would not work. Even if the designer specifies 74F-series devices throughout, the acquisition department might use a few 74LS-series devices. (Because they have some in stock and these chips do the same job, don't they?)


Example 2 Memory-to-CPU Contention in a Read-to-Write Transition We now consider bus contention in a circuit using a 68030 at 40 MHz with fast 6264 $8\text{K} \times 8$ static RAM. Figure 4.34 illustrates the connection between a CPU and its memory and provides the timing diagram of a read-to-write transition. Assume that the RAM is connected directly to the 68030's data bus, and that the RAM is enabled by the 68030's address strobe.

At the end of the read cycle, AS* from the 68030 is negated in bus state S5 and the memory's CS* input is negated t_{CS} seconds later. The memory stops driving the data bus t_{GHOZ} seconds after the rising edge of CS*. The 68030 puts its own data on the data bus t_{CHDO} seconds after the start of state S2 in the following write cycle.

The period from the falling edge of state S4 to the point at which the 68030 drives its data bus in the following write cycle is given by

$$t_{\text{CLSH}} + t_{\text{CS}} + t_{\text{GHOZ}} + t_{\text{separation}}$$

Figure 4.34
Read-to-write
contention
between
memory and
CPU in a
68030 circuit



The same period of time is equal to three clock states plus t_{CHDO} . If we equate these two values, $t_{separation}$ is given by

$$\begin{aligned}
 t_{separation} &= 3t_c + t_{CHDO} - t_{CLSH} - t_{CS} - t_{GHOZ} \\
 &= 3 \times 12.5 + 0 - 10 - t_{CS} - 15 \\
 &= 12.5 - t_{CS}
 \end{aligned}$$

This equation tells us that the address decoder that generates CS* from AS* must have an AS*-high-to-CS*-high delay of no more than 12.5 ns if data bus contention is to be avoided.

4.3

DEALING WITH TIMING PROBLEMS


Up to now, the components we have connected to the 68000 have been well-behaved. Apart from the problems of speed, there have been no fundamental incompatibilities between the CPU and the memory or peripheral. Sadly, this is not always the case. Here

we provide two examples of peripherals that have a fundamental incompatibility. In each case, we demonstrate how you get around the problem by constructing an appropriate interface.

Dealing with Setup Times

We first look at the problem of interfacing a non-68000-series memory-mapped interface to a 68000. We will call this interface HIC, which stands for *hypothetical interface component*, although this device is based on a real chip. The processor-side interface of the HIC is similar to that of a block of static read/write memory, except that it has separate read and write strobes (RE* and WE*), rather than a single R/W* input; that is, RE* is asserted in a read cycle and WE* in a write cycle. The HIC is typical of peripherals intended primarily for interfacing to 8080A and Z80 family of microprocessors. RE* and WE* must be synthesized from the 68000's R/W*, data, and address strobes. Figure 4.35 gives the HIC's read-cycle timing diagram, and Figure 4.36 gives its write-cycle timing diagram.


Figure 4.35
Read-cycle
timing diagram
of the HIC



t_{SET}	RE* setup time from CS* low	50 ns minimum
t_{RE}	Read pulse width	200 ns minimum
t_{HLD}	CS* hold time from RE* high	10 ns minimum
t_{DACC}	Data valid from RE* low (access time)	200 ns minimum
t_{DOH}	Data hold time from RE* high	20 ns minimum, 150 ns maximum

The HIC's read-cycle timing diagram presents no insurmountable problems for the systems designer. Its access time, t_{DACC} , is just about low enough to require no wait states with the 8-MHz version of the 68000. Only one parameter causes problems— t_{SET} , the setup time. The CS^* must be valid t_{SET} seconds before RE^* is asserted. The minimum value of t_{SET} is quoted as 50 ns. If RE^* is derived from the 68000's AS^* output, RE^*

Figure 4.36
Write-cycle
timing diagram
of the HIC




t_{SET}	WE* setup time from CS* low	50 ns minimum
t_{WE}	Write pulse width	200 ns minimum
t_{HLD}	CS* hold time from WE* high	10 ns minimum
t_{DS}	Data setup time before WE* high	150 ns minimum
t_{DH}	Data hold time after WE* high	50 ns minimum

is asserted t_{AVSL} seconds after the address from the 68000 is valid. The value of t_{AVSL} is 30 ns for a 68000L8 and even less for higher speed versions of the 68000. This is considerably less than the 50 ns address setup required by t_{SET} . Therefore, if the HIC is to be used with the 68000, the falling edge of RE* must be delayed by user-supplied logic.

The read cycle timing diagram of Figure 4.35 shows that RE* must not be asserted until t_{SET} seconds after CS* is asserted. Consequently, you have to apply a delay to CS* to generate WE* after t_{SET} . A simple way of generating a delay is to use a flip-flop; if you apply an input to a D flip-flop, the Q output does not change until the flip-flop is clocked. Figure 4.37 provides the circuit diagram of a possible interface between the HIC and a 68000. D flip-flop IC1 generates delayed RE* and WE* strobes, ensuring that the minimum value of t_{SET} is exceeded. Similarly, D flip-flop IC2 delays the low-to-high transition of the CS* input to the HIC with respect to its RE* and WR* strobes.


Figure 4.38 provides a read cycle timing diagram for the HIC interface circuit of Figure 4.37. The key components are flip-flops IC1 and IC2. Their D inputs are derived from AS* qualified by an address decoder. They are both clocked by the 68000's clock, but IC1 is clocked by a rising edge and IC2 by a falling edge. These two flip-flops generate delayed peripheral select signals ADSEL1* and ADSEL2*. AND gates IC6 and IC7, and OR gate IC5 combine the delayed signals from the flip-flops to create the CS*, RE*, and WE* signals required by the HIC.

Figure 4.37
Circuit diagram
of a possible
interface
between the
HIC and
a 68000
microprocessor



In a write cycle the write-enable pulse, WE^* , must be asserted no sooner than t_{SET} seconds after the CS^* is valid and held low for at least t_{WE} seconds (i.e., 200 ns). The HIC's data setup and hold times ($t_{DS} = 150$ ns min and $t_{DH} = 50$ ns min) must also be complied with.

An incompatibility between the 68000 and the HIC is the relatively high value for the HIC's minimum data hold time, t_{HD} . The solution adopted by the circuit of Figure 4.37 is to latch data from the 68000 in an octal latch during a write cycle. In this way, the data is held stable for the HIC long after the 68000 has completed its write cycle. The write cycle timing diagram for this circuit is given in Figure 4.39.


Figure 4.38 Read cycle timing diagram of a HIC-68000 combination

Interfacing the 68661 to a 68000

We now look at the interface of the 68661 EPCI (*enhanced programmable communications interface*). The prefix “68” implies that the EPCI is a 68000-series device and that it can be connected directly to the 68000 without any difficulties. However, the 68661 was originally designed by Signetics and was not intended, primarily, to interface directly with 68000.


Figure 4.40 gives the EPCI’s combined read-cycle and write-cycle timing diagram. At first, the EPCI’s CPU-side interface appears very much like a memory component with an address input, a data bus, an active-low enable, and a R*/W input. Note that the EPCI’s R*/W input operates in the opposite sense to the R/W* input of most peripherals.

The read access time of the EPCI is $t_{DP} = 200$ ns, so it should be able to operate with the 68000 at 8 MHz without wait states. Unfortunately, the duration of t_{CE} (chip

Figure 4.39 Write cycle timing diagram of a HIC-68000 combination

Note: Data from the 68000 is latched by IC4 and held until R/W* returns high. This holds the data constant until S2 in the following cycle.

select down time) is quoted as 250 ns, which means that two wait states must be inserted for correct operation at 8 MHz. If CE* is derived from AS* from the 68000, the time for which AS* is active-low is $t_{SL} = 240$ ns minimum. Adding two wait states gives an AS* asserted time of $240 \text{ ns} + 125 \text{ ns} = 365 \text{ ns}$, which exceeds the minimum low time

Figure 4.40 The EPCI's combined read-cycle and write-cycle timing diagram


t_{CE}	Chip enable pulse width	250 ns minimum
t_{CED}	Chip enable to chip enable delay	600 ns minimum
t_{AS}	Address setup time	10 ns minimum
t_{AH}	Address hold time	10 ns minimum
t_{CS}	R*/W setup time from CE*	10 ns minimum
t_{CH}	R*/W hold time from CE*	10 ns minimum
t_{DS}	Data setup for write	150 ns minimum
t_{DH}	Data hold for write	0 ns minimum
t_{DD}	Data delay (access time)	200 ns maximum
t_{DF}	Data bus float from CE* high	100 ns maximum

of 250 ns for CE*. The wait states are introduced by delaying the assertion of DTACK*. If you look at the other parameters of the EPCI in Figure 4.37, you will see that they are all well-behaved.

Now look again. The minimum value for t_{CED} , the chip-enable-to-chip-enable delay, is a rather large 600 ns. Therefore, the EPCI cannot be accessed more than once within a 600 ns period. Any instruction that causes the 68000 to perform two or more successive accesses to the EPCI (e.g., a **MOVEP**) will violate the minimum value for EPCI. Figure 4.41 is taken from the EPCI's data sheet and presents a possible interface between the EPCI and a 68000. Figure 4.42 gives a timing diagram for this circuit.

A *state machine* consisting of a 74LS161 binary counter and a 74LS74 D flip-flop is configured as a digital monostable, that produces a single pulse each time it is triggered by a signal from the address decoder. The rising edge from the address


Figure 4.41
Recommended
interface
between a
68000 and a
68661 EPCI



decoder clocks the D flip-flop (FF1) which, in turn enables the counter. After five cycles have been counted, the CARRY output from the counter resets the flip-flop. Five cycles are chosen to yield a 625 ns delay at 8 MHz, which exceeds the value of t_{CED} by 25 ns. After the first access has been executed, the INHIBIT signal from FF1 prevents CE^* from being asserted, and causes the processor to insert wait states until INHIBIT is negated.

Now that we have looked at the 68000's memory interface, we look at the design of a simple 68000-based system. Chapter 5 will return to the theme of the 68000's memory interface.

Figure 4.42
Timing diagram
of the circuit of
Figure 4.41



4.4

MINIMAL CONFIGURATION USING THE 68000

People occasionally ask, “How many chips does it take to build a microcomputer with a 68000 CPU?” This is an unfair question, because it tries to pin down the 68000 to a largely spurious figure of merit (i.e., a minimum chip-count design). The question takes no account of performance or functionality and is based on a dubious assumption that low chip-count is related to low cost or ease of construction. Having given this warning, we are now going to look at a low chip-count 68000 microcomputer. Our motives are twofold. We want to demonstrate which pins of the 68000 are essential to a microcomputer and which pins can be forgotten in a basic design. Secondly, we sometimes need to produce a really small system, either as a teaching aid to illustrate the processor or as a stand-alone controller. At this point in the text, the design of a 68000-based system is intended only to demonstrate the preceding points. The details of the design cannot fully be appreciated until other sections of this text have been read. The following design uses TTL logic elements—a real system would almost certainly employ programmable logic to reduce the chip count.

Although you can design a 68000 microcomputer subject to the constraint of a minimum chip-count, it is a rather pointless exercise, as the addition of one or two extra chips results in a vastly increased level of performance. We will design a system subject to the following constraints:

1. The microcomputer is to be used in a stand-alone mode and requires only a power supply and an external terminal.
2. It is intended to be used as a classroom teaching aid to demonstrate the characteristics of the 68000.
3. It must have a 16-Kbyte EPROM-based monitor.
4. Its speed (i.e., clock cycle time) is of little or no importance.
5. It must have at least 4 Kbytes of read/write memory.
6. It must have at least one RS232C serial I/O port and one parallel port.
7. It must be possible to expand the memory and peripheral space of the microcomputer.
8. Interrupts and multiprocessor capabilities are not needed, but it should be possible to add them later.


The first step is to consider the major components, the ROM, RAM, and peripherals. The ROM is provided by two $8K \times 8$ components, the RAM by two $2K \times 8$ devices, and the peripherals by a 6821 peripheral interface adaptor (PIA) and a 6850 asynchronous communications interface adaptor (ACIA). Static RAM is used because it does not require the complex support circuitry needed by dynamic RAM (described in Chapter 5). Figure 4.43 provides a block diagram of the structure of the system and Figure 4.44 shows how the memory and peripheral components are arranged in the microcomputer module.

The next step is to consider the memory and peripheral support circuits. Clearly, the 16 Kbytes of ROM and the 4 Kbytes of RAM have to be selected out of the 68000's 16 Mbytes of memory space. The actual location of these two memory devices within this address space is largely unimportant, as long as the reset vectors are located at \$00 0000. Consequently, the 16 Kbytes of ROM are situated at \$00 0000 to \$00 3FFF.

Figure 4.45 provides the circuit diagram of the computer's control circuits. Address decoding is carried out by three integrated circuits: IC1a and IC1b, IC2a, and IC3. These circuits divide the memory space in the region \$00 0000 to \$01 FFFF into eight blocks of 16 Kbytes. The first three consecutive blocks at the upper end of the memory space are allocated to the ROM, RAM, and peripherals, respectively.

Whenever the Y0* or Y1* outputs of 3-line-to-8-line decoder IC3 go active-low to select the ROM or RAM, the output of NAND gate IC2b goes high. This output is complemented by open-collector inverter IC5a to become the processor's DTACK* input. No delay is applied to DTACK*, so we must carefully match the processor's speed to its memory.

The Y2* output of IC3 goes active-low whenever a peripheral is addressed in the 16-Kbyte memory space \$00 8000 to \$00 BFFF. Y2* is buffered by IC5b and IC5c

Figure 4.43 Block diagram of a 68000-based microcomputer

Note: Function control, bus arbitration, and interrupt request lines are either pulled up to V_{CC} or left open-circuit.

in order to permit the CPU's VPA* input to be driven by an open-collector gate. Other open-collector outputs may also drive VPA* if they are added later. Y2* is further decoded by a second 3-line-to-8-line decoder IC6 to generate peripheral chip selects for the PIA and ACIA.

IC6 is enabled by VMA* and LDS*. Consequently, the peripherals are synchronized to a 68000 synchronous cycle operation (triggered by VPA* being asserted), and the CPU must address a lower byte to select a peripheral.



Figure 4.44 Arrangement of the microcomputer's memory and peripheral components

Figure 4.45 Circuit diagram of the control section of a minimal 68000-based microcomputer

The power-on-reset circuit uses a 555 timer chip, IC7, to force RESET* and HALT* low when the system is initially switched on. A monolithic DIL clock generator chip, IC4, supplies the processor with its clock signal.

In this application, the interrupt request inputs, IPL0* to IPL2*, are pulled up by resistors to their inactive state. Function code outputs, FC0 to FC2, are not required and are left unconnected. Finally, both the bus request (BR*) and bus grant acknowledge (BGACK*) inputs are pulled up into their inactive-high states by resistors. The bus error input (BERR*) is not used and is also pulled up by a resistor. The 6850 ACIA requires its own clock, which is supplied by a baud-rate generator, IC17. Its serial inputs are buffered by a line receiver, IC16, and its outputs by a line transmitter, IC15. Chapter 9 describes the 6850 ACIA in greater detail.

In all, this minimal 68000 system contains 18 integrated circuits. It works as it stands and can be expanded to become a more sophisticated system.

Critique of the Minimal Computer


The minimal computer of Figures 4.44 and 4.45 is practical, but only just. It lacks features whose inclusion would cost little in terms of the chip-count but considerably enhance the system. Areas in which the minimal computer could be improved are as follows:

Control of DTACK* As it stands, the circuit of Figure 4.45 exhibits a poor implementation of the DTACK* input to the 68000. Two problems have not been considered. The first concerns the operational speed of the processor. If the CPU is to run at its maximum rate and moderately fast RAM is used, we need to delay DTACK* only when the slower EPROM-based read-only memory is accessed. Figure 4.46 shows how a DTACK* delay can be generated for RAM accesses and a different delay for EPROM accesses. The second problem concerns the possibility of accesses to unimplemented memory. If a read or write access is made to memory not decoded in Figure 4.45, the DTACK* input is not asserted, and the processor will hang up indefinitely. In Figure 4.46 a watchdog circuit overcomes this difficulty. The timer is triggered by the falling edge of AS* and reset by the rising edge of AS*. If DTACK* is not asserted, the timer is timed-out, and the 68000's BERR* input is asserted to indicate a bus error. The assertion of BERR* forces a bus error exception and allows the processor to detect and recover from this error.

Control of Interrupts Although we do not have to operate the 68000 in an interrupt-driven mode, it is worthwhile providing an interrupt facility in a general-purpose digital computer. Figure 4.46 shows how seven levels of interrupt request input can be provided by a 74LS148 priority encoder.

External Bus Interface If a microprocessor system is to be expanded, it must be able to communicate with external systems via a bus. In systems with many memory components or peripherals, you cannot connect the 68000's pins directly to a system bus, because the CPU is unable to supply the current necessary to drive the distributed capacitance of the bus and all the inputs connected to it. Therefore, special-purpose circuits called *bus drivers* or *buffers* are interposed between the processor and the system bus. In addition to the bus drivers themselves, we have to provide control circuitry to avoid data

Figure 4.46
Turning the
minimal
microcomputer
into a general-
purpose single
board
computer



bus contention, which can occur when the CPU reads from memory local to the processor module. Chapter 10 covers these topics in detail.

4.5

THE 68020 & 68030 MEMORY INTERFACE

We now introduce the memory interface of the 68020 and the 68030 and concentrate on their bus timing and dynamic bus sizing mechanisms. The memory interface of the 68020 and 68030 are very similar—the 68030 also provides a high-speed synchronous interface and a burst read mechanism used to fill its cache memory. These aspects of the 68030 are not covered in this chapter.

Just as the 68020's software is compatible with the 68000's software, the 68020's asynchronous bus interface is largely compatible with the 68000's asynchronous bus interface. However, there are differences; most are quite subtle but some are rather more dramatic. The most significant change is the 68020's ability to support *dynamic bus sizing*, which permits it to execute bus cycles transferring operands of any size between memory ports of any size. The 68020 can, for example, perform longword accesses to byte-wide memory (the system automatically converts a longword access into four consecutive byte accesses). The 68020 can even make word and longword accesses to an operand at a nonword boundary (i.e., at an odd address). The 68000 would generate an address error exception if the programmer attempted to do this. We will return to these aspects of the 68000 and the 68020 in Chapter 6.


A more subtle difference between the 68020 and the 68000 concerns the timing of the read/write bus cycles and the provision of extra pins telling external systems more about what the 68020 is doing.

The 68020's Asynchronous Bus Interface

Figure 4.47 illustrates the 68020's interface. Apart from the provision of true 32-bit address and data buses, most of the other interface groups are almost the same as the corresponding 68000 groups. Here we are concerned only with the 68020's asynchronous bus interface. This group includes four signals, SIZ0, SIZ1, DSACK0*, and DSACK1*, that implement the bus sizing mechanism. We will not go into detail at this stage, and all we need to note is that the 68020 uses its bus size outputs, SIZ0 and SIZ1, to tell the memory how much data it would like to transfer in the current bus cycle (i.e., 1, 2, 3, or 4 bytes). That was not a misprint—the 68020 can indeed transfer three bytes in a bus access. The *two* data transfer acknowledge inputs, DSACK0* and DSACK1*, perform the same function as the 68000's DTACK* input and indicate that the bus cycle can be completed. They also tell the processor how wide the memory is and therefore how much data has been transferred. We begin our discussion of the 68020's asynchronous bus interface by introducing its new pins.

OCS*: Operand Cycle Start The OCS* output indicates the beginning of the first external bus cycle for an *instruction prefetch* or for the first bus cycle of an operand transfer. The assertion of OCS* tells you that the 68020 is just beginning a new instruction or operand fetch. Figure 4.48(a) illustrates the timing of the operand cycle start output. Although the OCS* pin might provide useful information to a logic analyzer, an in-circuit-emulator, or to a memory management unit, it plays no important role in general 68020-based microcomputer systems and may, for all practical purposes, be ignored.

Figure 4.47
The 68020's
interface




ECS*: External Cycle Start The ECS* output is asserted at the beginning of *all* bus cycles, regardless of type. OCS* is asserted for the *first* bus cycle of either an instruction or an operand access (but not for subsequent cycles), whereas ECS* is asserted for all bus cycles. Figure 4.48(b) illustrates the external cycle start's timing. Like OCS*, the ECS* output is not strictly required in all 68020 systems. However, ECS* provides the earliest indication that the 68020 is going to perform a bus cycle, and therefore ECS* can be employed to trigger the hardware used to make a memory access.

ECS* is asserted even in a bus cycle that fetches an instruction from the 68020's instruction cache (see Chapter 7 for a discussion of cache memory). This instruction fetch is aborted by a hit from the cache memory, and the address strobe, AS*, is not asserted. ECS* is asserted early in a bus cycle and offers the only means of identifying an S0 state (the first clock state in a read or write access). ECS* can be used to implement a bus-state decoder, although AS* must be detected in state S1 to indicate that the bus cycle has not been aborted by a cache hit.

RMC*: Read-Modify-Write Cycle Both the 68000 and the 68020 can perform *read-modify-write* cycles (RMW cycles), in which an operand is read from external memory, updated by the processor (i.e., modified) and then written back to the memory. A RMW cycle is also called a *locked* cycle. The importance of a RMW operation is that the bus cycle is considered to be indivisible and must be executed from beginning to end without interruption. That is, no other device may take control of the data bus (no matter how temporarily) until the RMW cycle has been executed to completion. An operation like `ADDI #$1234, (A0)` also reads an operand from memory, carries out

Figure 4.48
OCS* and ECS*
timing diagrams





an operation, and then writes the result back to memory. However, `ADDI #1234, (A0)` does not implement a true indivisible read-modify-write cycle, because another device may access the bus in between the read and write phases of the cycle.

The 68000 implements just a single instruction (`TAS` = test and set) that executes a RMW cycle, whereas the 68020 has two new instructions (`CAS` and `CAS2` = compare and swap with operand). We will not go into details here; we simply note that the RMW cycle is important in *multiprocessor systems* because it prevents another processor gaining control of the bus at a critical point.

The 68000 indicates a RMW cycle indirectly by not negating its AS* output between the read and write phases of the indivisible locked bus cycle, as Figure 4.49(a) demonstrates. You cannot tell, in advance, that the 68000 is executing a

Figure 4.49
The 68000 and
68020 read-
modify-write,
RMW, cycles



RMW cycle. Figure 4.49(b) shows how the 68020's RMC^* output indicates to external hardware that the current bus cycle is locked. As you can see, RMC^* remains asserted for the duration of the RMW cycle. The RMC^* output is used only in sophisticated multiprocessor systems. No other device (i.e., potential bus master) may take

control of the bus while RMC^* is asserted. Just think of RMC^* as a *do not disturb* signal.

DBEN*: Data Bus Enable The DBEN* output indicates that external data bus buffers should be enabled and informs data bus buffers that data is being transferred. During a read access DBEN* is asserted one clock cycle after the beginning of the bus

Figure 4.50
DBEN* timing in
a read cycle





Figure 4.51
DBEN* timing in
a write cycle



cycle and is negated when the data strobe is negated (Figure 4.50). In a write access, DBEN* is asserted at the same time as AS* and held active for the duration of the cycle (Figure 4.51).

DBEN* qualifies or validates the R/W* line and can be employed to ensure that the direction of bus transceivers is selected before their outputs are enabled. Bus transceivers are dealt with when we describe buses in Chapter 10. Like the other new control outputs described above, DBEN* is not necessary in many 68020 systems.

The 68020's four new bus control signals (OCS*, ECS*, RMW*, and DBEN*) endow the 68020 with more functionality than the 68000. However, as we have already stressed, these four output pins can be entirely neglected and left open-circuit in the majority of 68020-based systems.

DS*: Data Strobe The 68000 has two data strobes, UDS* and LDS*, that indicate an access to the low-order byte or to the high-order byte, respectively, during a bus access. The 68020 employs a single data strobe output, DS*, in the asynchronous handshake. To compensate for the lack of separate upper and lower data strobes, the 68020 implements an A₀₀ pin. We look at how the 68020 accesses bytes, words, and longwords in the next section. The timing of the 68020's DS* output is essentially the same as the 68000's UDS* and LDS* strobes (i.e., asserted at the same time as AS* in a read cycle and asserted one clock after AS* in a write cycle).

68020 Read Cycle


Although we have already covered the 68000's read and write cycle timing, we are going to look at the 68020's timing. We do this for two reasons. The first is that an appreciation of the way in which a microprocessor communicates with external memory is vital to the systems designer. The second is that we introduce the 68020's dynamic bus sizing mechanism.

Figure 4.52 describes the 68020's read cycle in detail. Figure 4.53 presents a simplified picture of the read cycle by omitting some of the control outputs and combining the two data transfer acknowledge inputs DSACK0* and DSACK1*. A quick glance at Figure 4.53 reveals that the 68020 has a *six-state* bus cycle, unlike the 68000's eight-state cycle. Even at the same clock rate, the 68020 is faster than the 68000 because of its improved internal design.

The first question we need to ask is, What is the maximum memory access time that can be tolerated without the introduction of wait states? We will use static RAM and assume that its access time is measured from the point at which its chip select input is asserted—some memories measure the access from address valid and some from chip select asserted. If we neglect delays in address decoders and buffers, we can regard the 68020's data strobe, DS*, as being the same as the memory device's chip select input, CS*. The memory's access time is therefore the period between DS* low and the point at which data must be valid before the falling edge of state S4. The time for which DS* is low is defined as t_{SWA} in the following equations. We can calculate the memory's access time, t_{acc} , as

$$\begin{aligned} t_{SWA} &= t_{acc} + t_{DCL} + t_{CLSH} \\ t_{acc} &= t_{SWA} - t_{DCL} - t_{CLSH} \\ &= 120 \text{ minimum} - 10 \text{ minimum} - 40 \text{ maximum} = 70 \text{ ns (12.5 MHz)} \end{aligned}$$

Figure 4.52
68020 read cycle



If we look at Figure 4.53 again, we can find another way of calculating the access time. Instead of employing the time for which the data strobe is low, t_{SWA} , as a basic metric, we will consider the time from the start of the S1 state to the time at which the data is latched (i.e., the falling edge of the S4 clock). This period is two clock cycles


Figure 4.52 68020 read cycle (*Continued*)

No.	Characteristics	12.5 MHz		16.67 MHz		20 MHz		25 MHz		33.33 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
6	Clock high to address, FC, size, RMC* valid	0	40	0	30	0	25	0	25	0	21	ns
6A	Clock high to ECS*, OCS* asserted	0	30	0	20	0	15	0	12	0	10	ns
7	Clock high to address, data, FC, size RMC*, high impedance	0	80	0	60	0	50	0	40	0	30	ns
8	Clock high to address, FC, size, RMC*, invalid	0	—	0	—	0	—	0	—	0	—	ns
9	Clock low to AS*, DS* asserted	3	40	3	30	3	25	3	18	3	15	ns
9A	AS* to DS* assertion (read)(skew)	−20	20	−15	15	−10	10	−10	10	−10	10	ns
9B	AS* asserted to DS* asserted (write)	47	—	37	—	32	—	27	—	22	—	ns
10	ECS* width asserted	25	—	20	—	15	—	15	—	10	—	ns
10A	OCS* width asserted	25	—	20	—	15	—	15	—	10	—	ns
10B	ECS*, OCS* width negated	20	—	15	—	10	—	5	—	5	—	ns
11	Address, FC, size, RMC* valid to AS* (and DS* asserted read)	20	—	15	—	10	—	6	—	5	—	ns
12	Clock low to AS*, DS* negated	0	40	0	30	0	25	0	15	0	15	ns
12A	Clock low to ECS*, OCS* negated	0	40	0	30	0	25	0	15	0	15	ns
13	AS*, DS* negated to address, FC, size, RMC* invalid	20	—	15	—	10	—	10	—	5	—	ns
14	AS* (and DS* read) width asserted	120	—	100	—	85	—	70	—	50	—	ns
14A	DS* width asserted write	50	—	40	—	38	—	30	—	25	—	ns
15	AS*, DS* width negated	50	—	40	—	38	—	30	—	23	—	ns
15A	DS* negated to AS* asserted	45	—	35	—	30	—	25	—	18	—	ns
16	Clock high to AS*, DS*, R/W*, DBEN* high impedance	—	80	—	60	—	50	—	40	—	30	ns
17	AS*, DS* negated to R/W* invalid	20	—	15	—	10	—	10	—	5	—	ns
18	Clock high to R/W* high	0	40	0	30	0	25	0	20	0	15	ns
20	Clock high to R/W* low	0	40	0	30	0	25	0	20	0	15	ns
21	R/W* high to AS* asserted	20	—	15	—	10	—	5	—	5	—	ns
22	R/W* low to DS* asserted (write)	90	—	75	—	60	—	50	—	35	—	ns
23	Clock high to data out valid	—	40	—	30	—	25	—	25	—	18	ns
25	DS* negated to data out invalid	20	—	15	—	10	—	5	—	5	—	ns
25A	DS* negated to DBEN* negated (write)	20	—	15	—	10	—	5	—	5	—	ns
26	Data out valid to DS* asserted (write)	20	—	15	—	10	—	5	—	5	—	ns
27	Data-in valid to clock low (data setup)	10	—	5	—	5	—	5	—	5	—	ns
27A	Later BERR*, HALT* asserted to clock low setup time	25	—	20	—	15	—	10	—	5	—	ns

Figure 4.52 68020 read cycle (*Continued*)

No.	Characteristics	12.5 MHz		16.67 MHz		20 MHz		25 MHz		33.33 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
28	AS*, DS* negated to DSACKx*, BERR*, HALT*, AVEC* negated	0	110	0	80	0	65	0	50	0	40	ns
29	DS* negated to data-in invalid (data-in hold time)	0	—	0	—	0	—	0	—	0	—	ns
29A	DS* negated to data-in (high impedance)	—	80	—	60	—	50	—	40	—	30	ns
31	DSACKx* asserted to data-in valid	—	60	—	50	—	43	—	32	—	17	ns
31A	DSACKx* asserted to DSACKx* valid (DSACK* asserted skew)	—	20	—	15	—	10	—	10	—	10	ns
32	RESET* input transition time	—	1.5	—	1.5	—	1.5	—	1.5	—	1.5	Clks
33	Clock low to BG* asserted	0	40	0	30	0	25	0	20	0	20	ns
34	Clock low to BG* negated	0	40	0	30	0	25	0	20	0	20	ns
35	BR* asserted to BG* asserted (RMC* not asserted)	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clks
37	BGACK* asserted to BG* negated	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clks
37A	BGACK* asserted to BR* negated	0	1.5	0	1.5	0	1.5	0	1.5	0	1.5	Clks
39	BG* width negated	120	—	90	—	75	—	60	—	50	—	ns
39A	BG* width asserted	120	—	90	—	75	—	60	—	50	—	ns
40	Clock high to DBEN* asserted (read)	0	40	0	30	0	25	0	20	0	15	ns
41	Clock low to DBEN* negated (read)	0	40	0	30	0	25	0	20	0	15	ns
42	Clock low to DBEN* asserted (write)	0	40	0	30	0	25	0	20	0	15	ns
43	Clock high to DBEN* negated (write)	0	40	0	30	0	25	0	20	0	15	ns
44	R/W* low to DBEN* asserted (write)	20	—	15	—	10	—	10	—	5	—	ns
45	DBEN* width asserted Read Write	80 160	— —	60 120	— —	50 100	— —	40 80	— —	30 60	— —	ns
46	R/W* width valid (write or read)	180	—	150	—	125	—	100	—	75	—	ns
47A	Asynchronous input setup time	10	—	5	—	5	—	5	—	5	—	ns
47B	Asynchronous input hold time	20	—	15	—	15	—	10	—	10	—	ns
48	DSACKx* asserted to BERR*, HALT* asserted	—	35	—	30	—	20	—	18	—	15	ns
53	Data out hold from clock high	0	—	0	—	0	—	0	—	0	—	ns
55	R/W* valid to data bus impedance change	40	—	30	—	25	—	20	—	20	—	ns
56	RESET* pulse width (reset instruction)	512	—	512	—	512	—	512	—	512	—	Clks
57	BERR* negated to HALT* negated (rerun)	0	—	0	—	0	—	0	—	0	—	ns
58	BGACK* negated to bus driven	1	—	1	—	1	—	1	—	1	—	Clks
59	BG* negated to bus driven	1	—	1	—	1	—	1	—	1	—	Clks

Figure 4.53
68020 read
cycle access
time
calculations



and is made up of the delay to DS* low, the memory's access time, and the 68020's data setup time. Therefore, we can write

$$\begin{aligned}
 2t_{cyc} &= t_{CHSL} + t_{acc} + t_{DICL} \\
 t_{acc} &= 2t_{cyc} - t_{CHSL} - t_{DICL} \\
 &= 160 - 40 \text{ maximum} - 10 \text{ minimum} = 110 \text{ ns (12.5 MHz)}
 \end{aligned}$$

You can see that we now have two values for the access time, one of 70 ns and one of 110 ns. Taking into account the premium that must be paid for high speed memory, this difference is not trivial. More to the point, why do we have two different values for t_{acc} , when we used Motorola's own data for both calculations?


Worst-Case Calculations I once carried out a similar calculation on the blackboard, then asked my students which of the two values an engineer should take in practice.

Their answer was that if we are looking for a worst-case value, we should take the *minimum* access time (i.e., the *worst* worst-case), which is 70 ns. Consider my counter-argument. Both of these calculations are carried out using worst-case data. Therefore, both calculations yield pessimistic, but *guaranteed*, results. Consequently, the higher access time of 110 ns is guaranteed, even though a different calculation gives us an even more pessimistic result.

Why do some worst-case calculations yield unreasonably pessimistic values? To answer this you have to look at the source of the parameters themselves. Let us recreate the simple example of Figure 4.54 in which a signal goes low for two clock cycles. One parameter, t_{LOW} , tells us when it goes low with respect to the clock and another parameter, t_{HIGH} , tells us when it goes high. The period for which the signal is low is therefore $2t_{\text{cyc}} - t_{\text{LOW}} + t_{\text{HIGH}}$. Now suppose we are interested in the worst-case minimum time for which the signal is low, t_A . This value is given by $2t_{\text{cyc}} - t_{\text{LOW}}$ (maximum) + t_{HIGH} (minimum). Furthermore, we will assume that a clock cycle is 50 ns, and that the delays t_{LOW} and t_{HIGH} vary between 20 ns and 40 ns (determined by measurement). The minimum low time for the signal on the above assumptions is, therefore,

$$t_{\text{LOW}} = 100 - 40 + 20 = 80 \text{ ns}$$

Figure 4.54
Illustration of
the problems
of interpreting
timing
parameters



There is a flaw in the calculation for t_{LOW} . The measurements for t_{LOW} and t_{HIGH} were probably obtained by sampling devices from the production line. A device with a low value for t_{LOW} would probably have a low value for t_{HIGH} , since the same mechanism (i.e., the device physics) is at work in both cases. We can fall into a trap when using worst-case parameters, because it might be physically impossible for one parameter to be worst-case in one direction and another parameter to be a worst-case in the opposite direction.

If we return to Figure 4.53 and the calculation of the worst-case memory access time in a 68020 system of 70 ns, we find that this value was derived from the worst-case low time for the data strobe (i.e., t_{SWA} minimum) and the worst-case low-to-high delay time for DS* following the falling edge of the S4 clock, t_{CLSH} (maximum). It is improbable that one mechanism would make the down time for DS* as short as possible while keeping DS* low beyond the falling edge of the S4 clock for as long as possible.

Let us see what happens if we use a high-speed version of the 68020 with a clock speed of 33.333 MHz (i.e., a clock cycle time of 30 ns). We will use the expression that

gave the most optimistic result and recalculate the maximum access time again as

$$\begin{aligned} t_{\text{acc}} &= 2t_{\text{cyc}} - t_{\text{CHSL}} - t_{\text{DICL}} \\ &= 60 - 15 \text{ maximum} - 5 \text{ maximum} = 40 \text{ ns} \end{aligned}$$

Fast static RAMs with access times of 40 ns and less are available but have small capacities in comparison with today's 64-Mbit DRAMs. Adding two wait states (i.e., 30 ns) to the 68020 at 33.333 MHz relaxes the access time requirement to a more reasonable $40 + 30 = 70$ ns. Remember that the 68000 and 68020 require the insertion of an even number of wait states.

68020 Write Cycle

The 68020's write cycle is very much like the corresponding 68000 write cycle—AS* is asserted at the start of the write cycle followed the data strobe, DS*, one clock cycle later. Figure 4.55 provides a simplified version of the 68020 write cycle with only the salient details. We do not intend to spend too much time covering the 68020's write cycle and will just determine the limiting parameters of a typical static RAM in a write cycle.

Figure 4.55
Simplified
version of the
68020's write
cycle timing
diagram





Figure 4.56 illustrates the four most important parameters governing a static RAM's write cycle: the cycle time (effectively, the time from the point at which the address is valid to the end of the write cycle terminated by CS* or W* high), the W* active-low time, the data setup time, and the data hold time. We can calculate limiting values for these four parameters from Figures 4.55 and 4.56 as follows:

Figure 4.56
Write cycle
timing diagram
of a static RAM



Cycle Time The cycle time measured from address valid to address invalid can be calculated from

$$\begin{aligned}
 t_{\text{CHAV maximum}} + t_{\text{cycle}} - t_{\text{SNAI}} &= 3t_{\text{cyc}} \\
 t_{\text{cycle}} &= 3t_{\text{cyc}} - t_{\text{CHAV}} + t_{\text{SNAI}} \\
 &= 3 \times 80 - 40 + 20 = 220 \text{ ns at } 12.5 \text{ MHz} \\
 &= 3 \times 30 - 21 + 5 = 74 \text{ ns at } 33.3 \text{ MHz}
 \end{aligned}$$

However, as the 68020 requires a minimum of three clock cycles per bus cycle, you could say that the minimum read or write cycle time is $3 \times 80 = 240 \text{ ns}$ at 12.5 MHz or $3 \times 30 = 90 \text{ ns}$ at 33.3 MHz.

Write Pulse Time (W^* Low) Assume that the 68020's R/W^* output is qualified by the data strobe, DS^* , to ensure that W^* is not low unless the 68000 is actively executing a write cycle. Consequently, the W^* low time is effectively the same as the 68020's DS^* low time; that is,

$$\begin{aligned}
 t_{\text{SWAW}} &= 50 \text{ ns minimum at } 12.5 \text{ MHz} \\
 &= 25 \text{ ns minimum at } 33.3 \text{ MHz}
 \end{aligned}$$

When selecting suitable memory for use with the 68020, the cycle time and W^* low time are likely to be the dominating (i.e., limiting) parameters.

Data Setup Time The memory's data setup time, t_{DSU} , in a write cycle is the period between the point at which data from the 68020 is valid to the end of the write cycle when the first of CS^* or W^* goes high; that is,

$$\begin{aligned}
 t_{\text{DSU}} &= t_{\text{DVSA}} + t_{\text{SWAW}} \\
 &= 20 \text{ ns minimum} + 50 \text{ ns minimum} = 70 \text{ ns minimum at } 12.5 \text{ MHz} \\
 &= 5 \text{ ns minimum} + 25 \text{ ns minimum} = 30 \text{ ns minimum at } 33.333 \text{ MHz}
 \end{aligned}$$

Memories generally have very short data setup times, so it is unlikely that problems with data setup times will be encountered by the 68020 systems designer.

Data Hold Time The memory's data hold time, t_{DH} , in a write cycle is the time for which data must remain valid after the end of the write cycle; hence,

$$\begin{aligned} t_{DH} &= t_{SNDI} \\ &= 20 \text{ ns minimum at 12.5 MHz} \\ &= 5 \text{ ns minimum at 33.3 MHz} \end{aligned}$$

Now that we have looked at the 68020's timing requirements, we are going to look at how it deals with variable-sized memory ports.

Dynamic Bus Sizing

Dynamic bus sizing describes the 68020's ability to support any combination of operand size with any combination of memory port width. You can fill the 68020's memory space with 8-bit-, 16-bit-, and 32-bit-wide blocks of memory and never have to worry about how the 68020 accesses these blocks. At the start of a bus cycle the 68020 says to the memory, "This is the size of the data I would like to send to you." The memory might then reply, "I can't take it all—just give me a couple of bytes and send the rest later." Dynamic bus sizing is conceptually easy to understand, but its details are rather involved because of the large number of combinations of operand size (three) and of memory port widths (three), plus the ability to handle misaligned operands. Here, we present an overview of dynamic bus sizing and concentrate on its implications for the systems designer.

Before looking at the details of dynamic bus sizing mechanism, we will put the topic into its context. Life was simple in the days of the 8-bit microprocessor—the data bus was 8 bits wide and all memory ports were 8 bits wide. A processor simply addressed a memory location and then read from or wrote to that location using all 8 bits of its data bus.

With the advent of 16-bit microprocessors with 16-bit data buses, matters became rather more complex. You might have noticed the expression *memory port* in the preceding text. We introduce the idea of a memory port to distinguish between the width of the processor's logical memory access as viewed by the programmer (e.g., .B, .W, and .L) and the width of the physical memory. For example, an 8-bit memory port can participate in an 8-bit memory access in a single bus cycle. If a 16-bit value is to be read from or written to the 8-bit memory port, the CPU must execute two bus cycles. A 32-bit memory port can execute 32-bit accesses, and most 32-bit ports are arranged so that they can also take part in 16-bit and 8-bit accesses as well.

If 16-bit microprocessors had only 16-bit memory ports, just as their 8-bit counterparts had only 8-bit memory ports, there would be no problem. But 16-bit microprocessors have to coexist with 8-bit memory-mapped peripherals and with byte accesses, as well as with 16-bit memory ports and word accesses. The 68000 deals with 8-bit accesses by using address bits A_{01} to A_{23} to access a word on a word boundary and then using its data strobes UDS^* and LDS^* to select one or both bytes of the specified word. The 68000 does not directly support longword accesses. A longword is accessed as two consecutive words.


Even though the 68000 is byte-addressable, word and longword values cannot be accessed at odd byte boundaries. This limitation is not imposed by a fundamental restriction of the 68000, but by a design decision. If a word were to be accessed at location \$1001, it would be necessary to first address the word at location \$1000 and access byte

\$1001 and then to access the word at location \$1002 and access byte \$1002. Instead of implementing this scheme, the 68000's designers have simply made it illegal to access a word operand at an odd byte boundary. The programmer must ensure that the rule is not violated. A word that is located at an odd byte address is said to be *misaligned*.

The 68000 supports both 8-bit and 16-bit memory ports. We can locate an 8-bit device at an odd byte address and strobe it with LDS*, or at an even byte address and strobe it with UDS*. By the way, the first sentence in this paragraph is rather misleading: the 68000 does not really support 8-bit memory ports. You can think about why this is so; we will tell you the answer later.

Modern 32-bit microprocessors like the 68020 introduce a new layer of complexity by permitting longword, word, and byte accesses. Figure 4.57 illustrates how a 32-bit processor's data bus interface might be organized. Since byte addressing is still necessary, the address bus extends from A_{02} to A_{31} and accesses a longword at a longword boundary. Address bits A_{00} and A_{01} exist only within the processor and are not required by the memory system, as all accesses are restricted to longword boundaries. Four data strobe outputs, BE0*, BE1*, BE2*, and BE3*, allow the processor to access any or all of the bytes at the selected longword address. The mnemonic BEi* indicates *byte enable i*, although DSi* = data strobe *i* would have done just as well. The 80386 microprocessor implements this type of arrangement.

Figure 4.57
Dealing with
byte and word
accesses in a
hypothetical
32-bit system



Before discussing the details of the 68020's dynamic bus sizing mechanism, we should ask ourselves what we wish to know about bus sizing and why. Three groups of people are interested in the way in which a processor deals with variable-size operands and variable-size memory ports: programmers, students of computer architecture and organization, and systems designers.

Programmers are interested only in how the transfer of information between the CPU and memory affects the way in which a program is written or with the performance of the program. For example, 68000 programmers must not locate word/longword instructions and data operands at odd-byte boundaries, as that would probably cause a fatal error. In

practice, this means that the programmer must take care not to generate the following code:

```

        ORG    $1000
DATA1 DS.W 1
DATA2 DS.B 1
DATA3 DS.W 1
        .
        .
        MOVE.W DATA3,D2

```

Operand **DATA1** is located at address \$1000, **DATA2** at \$1002, and **DATA3** at \$1003 (since **DATA2** occupies a single byte). If, later in the program, the word operand **DATA3** is accessed by **MOVE.W DATA3,D2**, the 68000 attempts to read a word at *odd* address \$1003 and generates an address error exception. The 68020, which permits misaligned operands, is quite happy to accept the above code. Misaligned operands cause the processor to run more slowly, because two or more bus cycles are needed to access the operand. Some assemblers automatically insert a null byte in the code to avoid a misaligned word address.

Students of computer architecture and organization are interested in how dynamic bus sizing is implemented internally. They are concerned with the minute details of bus sizing, as they will have to design tomorrow's processors.

Systems designers are interested neither in the effect of bus sizing on performance nor in how it is implemented—they have to connect the 68020 to memory components and must understand how the interface works. Of course, systems designers must appreciate how the 68020 implements dynamic bus sizing, but not at the same level as the student of computer architecture and organization. In this book we view the 68020 from the point of view of the systems designer.

The 68020 uses a kit of parts (i.e., input and output pins) to implement dynamic bus sizing. We will introduce dynamic bus sizing by describing this kit, which includes the following components:

Address Bits A_{01} and A_{00} These two address bits identify the byte addressed at the current longword boundary specified by A_{02} to A_{31} . We can regard address bits A_{01} , A_{00} as an *offset* to the byte of the longword pointed at by A_{02} to A_{31} . The encoding of A_{01} and A_{00} is

A_{01}	A_{00}	Offset
0	0	0 bytes
0	1	1 byte
1	0	2 bytes
1	1	3 bytes

Size Bits **SIZ1 and **SIZ0**** The 68020's **SIZ0** and **SIZ1** outputs have no 68000 counterpart. **SIZ0** and **SIZ1** inform the memory system how much data the 68020 would like to transfer in the current bus cycle and are encoded as follows:

Data to Be Transferred	SIZ1	SIZ0
Longword	0	0
Three bytes	1	1
Word	1	0
Byte	0	1


Do not be alarmed by the SIZ1,SIZ0 combination 1,1, which indicates that 3 bytes remain to be transferred. If a longword operand is misaligned so that 1 byte lies in 1 longword and the 3 remaining bytes in the next longword, the 68020 accesses the operand by reading 1 byte and then the remaining 3 bytes in the next bus cycle. SIZ1 and SIZ0 represent a *request* to transfer a certain amount of data and not a *demand*. Two data transfer acknowledge strobes from the port being accessed inform the 68020 how much data can be transferred.

Data Acknowledge Strobes DSACK1* and DSACK0* The 68000 has a single data transfer acknowledge input, DTACK*, that provides a handshake from the memory indicating that the current bus cycle may proceed to completion. If a bus cycle is started and DTACK* is not asserted, the 68000 introduces wait states until either DTACK* goes low, or BERR* is asserted to terminate the cycle with a bus error.

The memory or peripheral being accessed uses *two* data acknowledge strobes to tell the 68020 how wide the port is. We first look at DSACK0* and DSACK1* timing before discussing their role in dynamic bus sizing. Figure 4.58 describes the timing restrictions placed on the 68020's data transfer acknowledge inputs. In addition to the timing requirements faced by DTACK* in 68000 systems, DSACK0* and DSACK1* must comply with a *skew limitation*. If DSACK0* and DSACK1* are asserted together, the maximum time between their assertion (i.e., their *skew*) must not exceed a specified value. Figure 4.58 tells the systems designer to take care when designing DSACK0* and DSACK1* circuits.

When the 68020 begins a bus cycle, it waits for the assertion of DSACK0* or DSACK1* before terminating the cycle. The data transfer acknowledge strobes inform

Figure 4.58
Timing details
of data
acknowledge
strobes
DSACK0*
and DSACK1*



the 68020 whether the port is an 8-bit port, a 16-bit port, or a 32-bit port. The encoding of DSACK0* and DSACK1* is as follows:

DSACK1*	DSACK0*	Interpretation
1	1	No data acknowledge—insert wait states
1	0	Data acknowledge—data bus port size is 8 bits
0	1	Data acknowledge—data bus port size is 16 bits
0	0	Data acknowledge—data bus port size is 32 bits

DSACK0* and DSACK1* inform the 68020 whether the port is 8 bits, 16 bits, or 32 bits wide. In order to understand what this means, consider the 68000. All 68000 instructions and word operands must reside in 16-bit memory ports (although these ports can be implemented as two 8-bit ports side by side). The 68000 can access the upper or lower byte of a 16-bit port.


Remember the question posed earlier in this section: Why does the 68000 not support 8-bit ports, even though it can employ 8-bit peripherals? The answer is that these 8-bit peripherals are treated not as true 8-bit ports, but as part of a 16-bit memory port. For example, if you memory-map an 8-bit device with two internal locations at address \$10 0000, these two addresses are mapped at \$10 0000 and \$10 0002. The location \$10 0001 does not exist.

The 68000's inability to support true 8-bit ports can sometimes be a nuisance when testing 68000 systems, because the monitor in ROM must be stored in two 8-bit chips to create a 16-bit-wide memory port. You cannot use a single 8-bit ROM, since the 68000 cannot read an instruction by performing two consecutive byte accesses.

The 68020 permits you to put the monitor in a single 8-bit wide EPROM, because it can access words and longwords from an 8-bit memory port. For example, suppose that the 68020 wants to read a longword from the 8-bit EPROM. The processor sets its SIZ1, SIZ0 outputs to 0,0 to indicate that it wishes to access a longword. The 8-bit memory port returns DSACK1*,DSACK0* = 1,0 to indicate that only 1 byte can be transferred. The 68020 then executes a bus cycle with SIZ1,SIZ0 = 1,1 to indicate that it wishes to transfer 3 bytes. The process continues until all 4 bytes of the longword operand have been transferred in 4 consecutive bus cycles.

You should now appreciate that the 68020 permits the systems designer to adopt any combination of memory port width without paying a penalty other than a reduction in speed due to the need to execute multiple bus cycles. Dynamic bus sizing allows you to select the optimum cost-to-performance ratio for your system. Thirty-two bit memory ports can be used for greatest speed, or 16-bit and 8-bit ports can be used to reduce the cost of the system. If system constants are stored in expensive battery-backed CMOS RAM, it might be much more cost-effective to employ a single byte-wide component as an 8-bit memory port than to use four of these chips in parallel to create a fast 32-bit port (which is not really necessary).

Figure 4.59 illustrates the relationship between the 68020's data bus and 32-bit, 16-bit, and 8-bit memory ports. Note that an 8-bit port is indeed connected to data bits D₂₄–D₃₁ and not to D₀₀–D₀₇ as you might intuitively expect. Similarly, a 16-bit data port is connected to data lines D₁₆–D₃₁ (and not to D₀₀–D₁₅). When the 68020 wishes to

Figure 4.59 Relationship between the 68020 and 32-bit, 16-bit, and 8-bit memory ports

transfer a longword, it puts the longword on D₀₀-D₃₁ and requests a longword transfer by setting SIZ1, SIZ0 to 0,0. Suppose that the memory replies that the data transfer is to be a byte. Since the 68000 stores data with the least significant byte of a word or a longword at the highest address, that byte will appear on D₂₄-D₃₁ of the data bus. Clearly, it would be inefficient to rerun the bus cycle with the data in the correct place. Instead, we connect data bits D₂₄-D₃₁ to the 8-bit port.

Figure 4.60 demonstrates how the 68020 numbers bytes internally and how it would send a longword to a 32-bit, 16-bit, and 8-bit port, respectively. As you can see from Figure 4.59, we can easily create variable-sized ports by connecting the port to the appropriate data bus lines and returning the appropriate DSACK1*, DSACK0* signals during a memory port access.

How do we go about designing a 16-bit memory port? From the tool kit of signals made up of SIZ1, SIZ0 and A₀₁, A₀₀, plus DS*, we have to synthesize two byte enable signals—UDS* and LDS*. We selected these names to make them compatible with the 68000's byte enable signals. Table 4.10 demonstrates the relationship between these signals, and Figure 4.61 provides a circuit diagram of a 16-bit memory port and its interface to the 68020. Remember that the 16-bit memory port is connected to the 68020's data bus lines D₁₆-D₃₁.

The memory interface circuit of Figure 4.61 can be used to implement a *platform board*, which is a PCB containing a 68020 and the associated UDS*/LDS* generation circuitry. The platform board makes the 68020 look like a 68000. Plugging a 68020 into

Figure 4.60 How the 68020 numbers bytes internally and transfers operands between memory ports




Table 4.10
Deriving byte
signals from
SIZ1, SIZ0
and A₀₁, A₀₀
for a 16-bit
memory port

Transfer Size	68020 Outputs				Derived Data Strobes	
	SIZ1	SIZ0	A ₀₁	A ₀₀	UDS*	LDS*
Byte	0	1	0	0	0	1
			0	1	1	0
			1	0	0	1
			1	1	1	0
Word	1	0	0	0	0	0
			0	1	1	0
			1	0	0	0
			1	1	1	0
3 bytes	1	1	0	0	0	0
			0	1	1	0
			1	0	0	0
			1	1	1	0
Longword	0	0	0	0	0	0
			0	1	1	0
			1	0	0	0
			1	1	1	0

Figure 4.61 Circuit of a 16-bit memory port





Table 4.11 Deriving byte control signals from SIZ₁, SIZ₀ and A₀₁, A₀₀ for a 32-bit memory port

Transfer Size	68020 Outputs				Derived Byte Strobes			
	SIZ ₁	SIZ ₀	A ₀₁	A ₀₀	BE ₀ *	BE ₁ *	BE ₂ *	BE ₃ *
Byte	0	1	0	0	0	1	1	1
			0	1	1	0	1	1
			1	0	1	1	0	1
			1	1	1	1	1	0
Word	1	0	0	0	0	0	1	1
			0	1	1	0	0	1
			1	0	1	1	0	0
			1	1	1	1	1	0
3 bytes	1	1	0	0	0	0	0	1
			0	1	1	0	0	0
			1	0	1	1	0	0
			1	1	1	1	1	0
Longword	0	0	0	0	0	0	0	0
			0	1	1	0	0	0
			1	0	1	1	0	0
			1	1	1	1	1	0

a 68000-based system enhances performance. A true 68020 platform board that mimics the 68000 must include a replacement interface for the 68000's synchronous bus control signals (E, VPA*, and VMA*) together with some means of stretching the 68020's bus cycle from six to eight clock cycles.

Designing an interface to an 8-bit memory port is very simple indeed, as Figure 4.59 demonstrates. All we have to do is to connect the port's D_{00} – D_{07} data lines to D_{24} – D_{31} from the 68020 and enable the memory port by DS^* from the 68020. When the port is accessed, it returns $DSACK1^*, DSACK0^* = 1, 0$. If, for example, a longword is read from the 8-bit port, the 68020 first accesses the port at a longword boundary with


Figure 4.62
Circuit diagram
of a 32-bit
memory port



$SIZ1, SIZ0 = 0, 0$ and $A_{01}, A_{00} = 0, 0$. Since the port responds to all accesses with $DSACK1^*, DSACK0^*$ set to 1, 0, the 68020 must execute three further read cycles: one with $SIZ1, SIZ0 = 1, 1$ and $A_{01}, A_{00} = 0, 1$; one with $SIZ1, SIZ0 = 1, 0$ and $A_{01}, A_{00} = 1, 0$; and one with $SIZ1, SIZ0 = 0, 1$ and $A_{01}, A_{00} = 1, 1$.

High-performance 68020 systems locate much of their memory in high-speed 32-bit memory ports in order to take best advantage of the 68020's 32-bit data bus. As the memory must be byte addressable, we need to generate individual byte select signals for each of the 4 bytes of a longword. Table 4.11 provides the relationship between $SIZ1, SIZ0$ and A_{01}, A_{00} and the four byte enable signals $BE0^*, BE1^*, BE2^*,$ and $BE3^*$. When $BE0^*$ is asserted, the memory block that puts data on address lines $D_{24}-D_{31}$ is enabled. Similarly, $BE1^*$ enables bits $D_{16}-D_{23}$, $BE2^*$ enables bits $D_{8}-D_{15}$, and $BE3^*$ enables bits $D_{0}-D_{7}$. Figure 4.62 provides the circuit of a 32-bit port based on the data in Table 4.11. Most systems designers would put the logic of Figure 4.62 into a single programmable logic element—see Figure 4.63.

Figure 4.63 Using programmable logic to implement a 68020 interface



(a) circuit diagram of a port decoder

Figure 4.63 Using programmable logic to implement a 68020 interface (*Continued*)

```

File Name      :   BYTESEL
Date           :   4/31/1988
@DEVICE
PLHS18P8
@DRAWING
@REVISION
@DATE
@SYMBOL
@COMPANY
@NAME
@DESCRIPTION
@PINLIST

"<-----FUNCTION----->    <--REFERENCE-->"
"PINLABEL  PIN #  PIN_FCT    PIN_ID  OE_CTRL"
A0          1      I          I0       -    ;
A1          2      I          I1       -    ;
SIZ0        3      I          I2       -    ;
SIZ1        4      I          I3       -    ;
N/C         5      I          I4       -    ;
N/C         6      I          I5       -    ;
N/C         7      I          I6       -    ;
N/C         8      I          I7       -    ;
N/C         9      I          I8       -    ;
GND         10     0V         GND      -    ;
N/C         11     I          I9       -    ;
N/C         12     /B        B0        D0    ;
N/C         13     /B        B1        D1    ;
LD          14     0          B2        D2    ;
UD          15     0          B3        D3    ;
LLD         16     0          B4        D4    ;
LMD         17     0          B5        D5    ;
UMD         18     0          B6        D6    ;
UUD         19     0          B7        D7    ;
VCC         20     +5V       VCC       -    ;

@COMMON PRODUCT TERM
    "CPT_label = (expression)"
@I/O DIRECTION
@LOGIC EQUATION
    UUD= /A0*/A1 ;
    UMD= /SIZ0*A1+A1*A0+SIZ1*/A1 ;
    LMD= /A0*A1+/A1*/SIZ1*/SIZ0+SIZ1*SIZ0*/A1+/SIZ0*/A1*A ;
    LLD= A0*SIZ0*SIZ1+SIZ0*/SIZ1+A0*A1+A1*SIZ1 ;
    UD= /A0 ;
    LD= A0+SIZ1+/SIZ0 ;

```

(b) programming the circuit into a PLHS18P8B PAL

4.6


WORKED EXAMPLES

Because the 68000's memory interface is so important to the systems designer, we are going to provide two detailed examples of how you go about analyzing interfaces.

The 68030 Peripheral Interface and the Read Cycle

In the first example, we go through the stages involved in analyzing a processor read cycle. Figure 4.64 describes the interface between a 68030 CPU and a peripheral. Essentially, the peripheral's CS* is derived from the 68030's data strobe qualified with the output of an address decode. We have not included byte/word selection and the generation of DSACK*. Figure 4.65 provides peripheral's read cycle timing diagram, and Figure 4.66 provides the corresponding 68030 read cycle timing.

Figure 4.64
68030-
peripheral
interface



We first have to analyze the read cycle timing diagram of the peripheral and the 68030. The next step is to determine whether any timing parameters prevent the interface being connected to the 68030 as the circuit indicates. If there are problems with the timing, we must modify the 68030-peripheral interface.


The first step in analyzing the timing of the 68030-peripheral combination is to check the access time. We will assume that the delay introduced by all gates is negligible. From Figures 4.65 and 4.66 we observe that from the falling edge of state S0 a period of t_d seconds elapses before DS* (and CS*) goes active-low. After a further t_5 seconds, data from the peripheral becomes valid and is latched following a setup time of t_f . We can derive an equation for the access time, as follows:

$$2t_{\text{cyc}} = t_d + t_5 + t_f$$

$$t_5 = 2t_{\text{cyc}} - t_d - t_f = 100 - 20 - 4 = 76 \text{ ns}$$

Since the required access time is 24 ns less than the peripheral's worst-case access time of 100 ns, wait states must be introduced to slow the 68030. Adding two wait states

Figure 4.65
Read cycle
timing diagram of the
peripheral



t_1 = read cycle time	= 120 ns minimum
t_2 = address to read enable setup time	= 5 ns minimum
t_3 = read enable to chip select setup time	= 10 ns minimum
t_4 = read enable high to chip select high	= 20 ns minimum
t_5 = read cycle access time from chip select low	= 100 ns maximum

extends the access time by 50 ns to give $76 + 50 = 120$ ns, which provides a margin of 26 ns.

The next step is to check the 68030's data hold time from DS* negated to data invalid, t_g . The required value for t_g is quoted as 0 ns minimum in Figure 4.66. There is no problem because the peripheral does not stop driving the data bus until after CS* goes low. Consequently, the time between CS* high and data invalid must be greater than zero.


We have to determine that the peripheral's read enable setup time from RE* low to CS* low is not violated. This is t_3 and is quoted as 10 ns minimum. From the circuit of Figure 4.64, we see that R/W* is connected to RE* via an inverter, and therefore RE* goes low when R/W* goes high t_c seconds after the rising edge of clock state S0. Figure 4.66 relates the time at which R/W* goes high to the rising edge of S0 and the time at which DS* goes low to the falling edge of S0 one-half clock cycle later. The value of t_3 is given by

$$\frac{1}{2}t_{\text{cyc}} + t_d - t_c = 25 \text{ ns} + 3 \text{ ns minimum} - 25 \text{ ns maximum} = 3 \text{ ns}$$

This value violates t_3 minimum = 10 ns and means that the circuit would have to be modified to ensure that CS* does not go low for at least 7 ns following the falling edge of AS*.

We also need to check the peripheral's address setup time from address valid to RE* low. This is given as $t_2 = 5$ ns minimum in Figure 4.65. However, Figure 4.66 shows that the 68000's R/W* output goes high (and therefore RE* low) *before* the address is valid. The circuit can be modified to strobe RE* with DS*, which goes low t_a seconds (10 ns) after the address is valid. This will satisfy the peripheral's t_2 by a margin of $10 - 5 = 5$ ns. However, making RE* go low at the same time as DS* invalidates the

Figure 4.66
Read cycle
timing diagram
of a 68030
microprocessor



t_a	= address valid to AS*/DS* low	= 10 ns minimum
t_b	= AS*/DS* low	= 85 ns minimum
t_c	= clock high to R/W* high	= 25 ns maximum
t_d	= clock low to AS*/DS* asserted	= 3 ns minimum, 20 ns maximum
t_e	= clock low to AS*/DS* negated	= 0 ns minimum, 25 ns maximum
t_f	= data valid to clock low	= 4 ns minimum
t_g	= AS*/DS* high to data invalid hold time	= 0 ns minimum
t_{cyc}	= clock cycle time	= 50 ns

previous calculation for t_3 . Under these circumstances the falling edge of CS* would have to be delayed by $10\text{ ns} = t_3$ from the falling edge of RE*. You should note that, in attempting to deal with one timing problem, we might have modified the calculation of other parameters.

At the end of the read cycle, CS* must go inactive-low high no sooner than t_4 seconds (i.e., 20 ns) after the rising edge of RE*. Since RE* is strobed with DS*, it will be necessary to delay the rising edge of CS* by at least 20 ns.

Figure 4.67 provides a modified interface to take account of the preceding calculations. The peripheral's RE* signal is obtained by qualifying R/W* with DS* from the 68030. This action ensures that the peripheral's data setup time is met.

Analyzing Data Bus Contention

Let's look at the possible bus contention between a 68000 and a memory device during a write-to-read-cycle bus transition. Figure 4.68 provides the simplified structure of the interface between a 68000 and a memory in a bus-based system. The diagram is highly simplified—DTACK*, UDS*, LDS*, and R/W* are not shown. Only data bus buffers that drive data from the CPU to the memory during a write cycle are shown, because we are interested only in data bus contention between the output buffer in the memory and data bus driver BDIM.




Figure 4.67 Modified interface between the peripheral and a 68030 and its timing

Figure 4.69 describes the 68000's operation between the end of a write cycle and the beginning of the following read cycle. The timing parameters of interest are related to the address strobe, because AS* ends the write cycle and starts the read cycle, and the address bus, because the address bus is used to generate CS* to access the memory in the read cycle.

We need to consider what happens from the end of the 68000's write cycle to the start of the following read cycle. AS* and UDS*/LDS* are the 68000's master control

Figure 4.68 Interface between a 68000 and RAM in a system with a buffered data bus**Figure 4.69**
Timing diagram
of a
write-to-read
transition

signals that validate read and write cycles. A read or write cycle begins when AS* goes low and is terminated when AS* goes high.

Figure 4.70 provides the read cycle timing diagram of a static RAM. We are interested in the start of a read cycle. The chip select input to the memory is derived from the 68000's address bus strobed by AS*. The memory drives data on the data bus no later than t_{CLZ} seconds after CS* (chip select) is asserted.

An address decoder uses the upper-order lines of the address bus to detect an access to the memory on the bus. The output of the address decoder qualified by AS* is the

Figure 4.70
Read cycle
timing diagram
of a static RAM





Figure 4.71
Timing of E_{BDIM}^*
and CS* buffer
and memory
enable signals



buffer control signal E_{BDIM}^* used to enable bus driver BDIM in Figure 4.68. We are not interested in the control of other bus drivers in Figure 4.68.

Assume that when AS^* goes high to terminate the write cycle, the enable signal to data bus driver, E_{BDIM}^* , goes high t_1 seconds after AS^* . This delay is caused by the logic in the address decoder. Similarly, when the address of a location in the memory is generated, the address decoder on the memory module asserts CS^* t_2 seconds after the new address has become valid. Figure 4.71 extends the timing diagram of Figure 4.70 to include the buffer enable and chip select timing.

We can now calculate whether there is bus contention during a write-to-read transition between the bus and the memory. Working back from the point at which BDIM stops driving the data bus to a suitable reference (i.e., the falling edge of the clock at the start of state S7) we have a period, $t_{OFF} + t_1 + t_{CLSH}$. If we use the same reference point (and note that two clock states are t_{CYC}), the memory drives the data bus at time $t_{CYC} + t_{CLAV} + t_2 + t_{CLZ}$. Bus contention cannot occur if

$$t_{CYC} + t_{CLAV} + t_2 + t_{CLZ} > t_{OFF} + t_1 + t_{CLSH}$$



SUMMARY

In this chapter we have introduced the hardware of the 68000 microprocessor from the point of view of the engineer who is designing a 68000-based computer. Our main focus of attention has been the 68000's data transfer bus, which the CPU uses to communicate with its external memory and peripherals. An understanding of this bus and of the way in which information flows across the bus is essential to the designer. Consequently, we have also examined the timing diagram of the 68000 and typical memory components because the art of microcomputer design consists largely of reconciling the timing requirements of the microprocessor with those of its memory and peripherals.

We have described the functions carried out by all the 68000's pins; for example, its interrupt handling and bus arbitration control pins. Later chapters show how these are used in 68000-based systems.

In order to demonstrate the relationship between the 68000, its pins, and a microcomputer, we have demonstrated the design of a simple single-board microcomputer. We do not intend that the reader should be in a position to fully understand the design of the microcomputer at the end of this chapter. This microcomputer has been introduced to provide an example of a complete working system and to give an idea of the overall complexity of a microcomputer based on the 68000. Later chapters examine various aspects of the microcomputer in greater depth and show how more complex systems can be constructed.

In addition, we have examined the 68020's interface and described how this processor is connected to an external memory system. We have also used the 68020 as an excuse to look at timing diagrams in more detail and have described its dynamic bus sizing mechanism.

Because not all memory components are well-behaved, we have demonstrated some of the techniques you have to employ to interface them to a 68000.



PROBLEMS

1. In 68000 terms, what is the difference between a *clock* cycle, a *bus* cycle, and an *instruction* cycle?

2. The 68000 has *three* interrupt request inputs, IPL0*–IPL2*, that indicate the level of the interrupt request. Because peripherals have a *single* interrupt request output, an external circuit must be used to convert one of seven levels of interrupt request into a 3-bit code. Some 68000-based systems avoid using an encoder on IPL0*–IPL2* and still implement prioritized interrupts. How do you think they do it?
3. The quoted physical address space of the 68000 is 16 Mbytes (i.e., 2^{24} bytes). I could maintain that it is 64 Mbytes. What is the argument I might use, and am I right?
4. What are the relative merits of the *asynchronous* memory access and the *synchronous* memory access?
5. Can the 68000 be operated in a synchronous mode by strapping its DTACK* input to AS*? If it is possible to do this, what advantages and disadvantages would this mode of operation have?
6. Why cannot the 68000 be single-stepped through instructions simply by halting its clock after AS* has been negated at the end of a memory access?
7. Design a circuit to permit a single bus cycle at a time to be executed. The HALT* line must normally be held in its active-low state and be negated long enough for the 68000 to execute a single bus cycle.
8. Unlike other byte-addressable microprocessors that employ an A₀₀ pin as a least-significant bit to distinguish between an odd and even byte, the 68000 does not connect A₀₀ from an address register (or the program counter) to a pin. How then does the 68000 implement byte accesses?
9. The 68000, like any other similar digital device, can recognize a signal within tens of nanoseconds. Why then must the 68000's RESET* input be asserted for at least 100 ms after the initial application of power?
10. Why do RESET* and HALT* have O/D (open drain) outputs?
11. The function code outputs FC0–FC2 are *active-high* outputs, in contrast with the 68000's other control outputs. Do you think that there is a reason for this?
12. The 68000 has 32-bit address registers that hold bits A₀₀ to A₃₁. However, the 68000 has only address pins A₀₁ to A₂₃. What are the reasons for this? What are the effects of this on both the programmer and the hardware designer? How is it possible to use to good advantage the fact that there are no A₂₄ to A₃₁ pins?
13. When the 68000 executes a write operation to an odd byte, it asserts LDS* and places data on D₀₀–D₀₇. What happens to D₀₈–D₁₅ during this operation and why?
14. Design a decoder that produces five outputs, one for each of the following operations:
 - a. Valid memory access to user data space
 - b. Valid memory access to user program space
 - c. Valid memory access to supervisor data space
 - d. Valid memory access to supervisor program space
 - e. Valid memory access to interrupt acknowledge space
15. Some microprocessors use a common address and data bus by multiplexing the address and data on the same bus. At the start of a memory access, the address/data bus is used to transmit an address from the CPU to the memory. Then the address/data bus is used to transfer data between the memory and the CPU. What are the advantages and disadvantages of a multiplexed address/data bus over the system used by the 68000?
16. Design an interface between the 68000 and a multiplexed bus (you may specify your own multiplexed bus for the purpose of this question).
17. Suppose that the bits of the CCR could be connected to pins. Can you see any advantage of a C-pin, a Z-pin, an N-pin, and a V-pin?

18. Describe the 68000's read cycle explaining the actions that take place and the relationship between them.
19. What are the advantages and disadvantages of the protocol diagram as a design tool? That is, what does each diagram reveal, and what does it hide?
20. With reference to the 68000's read cycle timing diagram, answer the following questions:
 - a. When is AS^* asserted with respect to the clock?
 - b. When is AS^* negated?
 - c. What is the relationship between AS^* , LDS^* , and UDS^* ?
 - d. What is the minimum setup time for $DTACK^*$?
 - e. When should $DTACK^*$ be negated?
 - f. What are the setup and hold times for data?
 - g. Describe the behavior of R/W^* .
21. What is the meaning of *data setup time* and *data hold time*? Can either of these values be zero? Can they be negative? If the answer is yes to either of the last two questions, what does it imply?
22. The 68000's bus cycle lasts $(4 + n)t_{cyc}$ seconds, where n is the number of pairs of wait states introduced. This expression implies that you can increase the duration of a bus cycle only in increments of whole clock cycles. Can you think of any way around this restriction that would enable you to extend a machine cycle by, say, $0.7t_{cyc}$ seconds?
23. Why does the 68000 require only *one* address strobe, AS^* , but *two* data strobes, UDS^* and LDS^* ? Would a single pair of data strobes be sufficient?
24. Suppose that AS^* did not exist. Can you design a circuit that indicates that a new address is on the address bus (you cannot use DS^*).
25. In a 68000 read cycle, AS^* and UDS^*/LDS^* are asserted simultaneously. In a write cycle, UDS^*/LDS^* is asserted approximately one clock cycle after AS^* . What is the reason for this?
26. The 68000 uses a R/W^* output to indicate a read or a write cycle. An alternative is to employ separate RE^* (read) and WE^* (write) strobes. What are the advantages and disadvantages of such an approach?
27. Suppose you were to redesign the 68000's interface. Design an asynchronous bus interface for the 68000 that does not use separate UDS^* and LDS^* data strobes.
28. Microprocessors like the 68000 use address and data buses and special-purpose dedicated control pins to implement a memory interface. Consider an alternative that uses a *message-passing bus* to replace all the control signals. This bus passes an encoded message to the memory indicating the type of bus cycle to be performed. What are the advantages and disadvantages of such an arrangement?
29. If a memory access cannot be completed by the slave asserting $DTACK^*$, a watchdog timer on the CPU card asserts $BERR^*$ to force the processor out of its memory access. Suppose an engineer wished to know the value of $FC0-FC3$, $A_{07}-A_{23}$, and $D_{00}-D_{15}$ at the time $BERR^*$ was asserted. What logic would be necessary for this?
30. What is the maximum read cycle access time that a memory component can have if it is to be employed in an 8-MHz system with no wait states (use the parameters of Table 4.4)? If a single wait state is permitted, what is the new maximum access time?
31. For the 68000-6116 combination, the following expressions relate 68000 parameters to 6116 parameters during a write cycle. Show, by means of a timing diagram, that these expressions are valid:

a. $t_{WC} = 4t_{CYC}$	b. $t_{CW} = t_{SL(w)}$
c. $t_{WR} = t_{SHAZ}$	d. $t_{AW} = t_{AVSL} + t_{SL}$

- e. $t_{AS} = t_{AVRL}$ f. $t_{WP} = t_{SL} - t_{ASRV}$
 g. $t_{DW} = t_{DOSL} + t_{SL(w)}$ h. $t_{DH} = t_{SHDOI}$

32. Using the equations of Problem 31, the parameters of the 68000 (see Table 4.7), and the parameters of the 6116 (see Table 4.8), investigate the write cycle for a 200-ns M6116 and a 12.5-MHz 68000.
33. Figure 4.72 gives the circuit diagram of a DTACK* generator based on a shift register, and Figure 4.73 gives the timing diagram of the shift register. Analyze the operation of the DTACK* generator by providing a suitable timing diagram.

Figure 4.72
Circuit diagram
of a DTACK*
generator
based on a shift
register






Figure 4.73
Shift register



Function table


Inputs		Outputs					
CLEAR	CLOCK	A	B	Q _A	Q _B	...	Q _H
L	X	X	X	L	L		L
H	L	X	X	Q _{AO}	Q _{BO}		Q _{HO}
H	↑	H	H	H	Q _{An}		Q _{Gn}
H	↑	L	X	L	Q _{An}		Q _{Gn}
H	↑	X	L	L	Q _{An}		Q _{Gn}

Typical clear, shift, and clear sequences

Figure 4.73 Shift register (*Continued*)


- 34.** Figure 4.74 gives the circuit diagram of a DTACK* generator based on a counter, and Figure 4.75 gives the timing diagram of the counter. Analyze the operation of the DTACK* generator by providing a suitable timing diagram.

Figure 4.74
Circuit diagram
of a DTACK*
generator
based on a
counter



36. Redesign the minimal computer to take account of programmable logic to reduce the chip count.
37. What is a *misaligned operand*, and how do the 68000 and the 68020 deal with it?
38. What is the difference between the way in which the 68000 and the 68020 use the function code outputs?
39. What is the function of the 68020's OCS* and ECS* outputs, and what is the difference between them?
40. What is a read-modify-write cycle, and what is the difference in the way in which the 68000 and the 68020 implement it?
41. What are the advantages and disadvantages of the 68020's bus sizing mechanism?
42. Why does the 68020 connect an 8-bit port to data lines D₂₄–D₃₁ and not D₀₀–D₀₇?
43. What role is played by SIZ0 and SIZ1, and by DSACK0* and DSACK1*, in the 68020's bus sizing mechanism?

Figure 4.76 Read cycle timing of an interface




t_{ACS}	= Address valid to CS* low setup time	= 20 ns minimum
t_{CSR}	= CS* low to RE* low setup time	= 15 ns minimum
t_{RCS}	= RE* high to CS* high hold time	= 20 ns minimum
t_{REL}	= Read pulse low time	= 120 ns minimum
t_{ACC}	= Access time from CS* low	= 100 ns maximum

44. If you had to design a 32-bit address and data interface to a modern microprocessor, how would you go about it? What functions would you include (e.g., dynamic bus sizing)?

45. Why does the 68020 have just a single data strobe?
46. To what extent is it possible to design a 68000 asynchronous interface that makes it look like a 68020 from the point of view of an external system?
47. A designer would like to interface a certain peripheral to a 68030 microprocessor clocked at 20 MHz. The read cycle timing diagram of this peripheral is given in Figure 4.76. There are four reasons, related to timing inconsistencies between the peripheral and the 68030, why this peripheral cannot be interfaced directly to the 68030 (like many other static memory devices). Using the 68030 data in Figure 4.77, identify these four parameters, and explain how they cause timing problems. Delays in interface logic (e.g., address decoder) can be neglected.

Figure 4.77
Read cycle
timing of a
microprocessor



t_a	= address valid to AS*/DS* low	= 10 ns minimum
t_b	= AS*/DS* low	= 85 ns minimum
t_c	= clock high to R/W* high	= 25 ns maximum
t_d	= clock low to AS*/DS* asserted	= 3 ns minimum, 20 ns maximum
t_e	= clock low to AS*/DS* negated	= 0 ns minimum, 25 ns maximum
t_f	= data invalid to clock low	= 4 ns minimum
t_{cyc}	= clock cycle time	= 50 ns

48. Indicate how you would design an interface to deal with the problems caused by the incompatibility between the peripheral and the 68030 in Problem 47, and provide an appropriate timing diagram. You may assume that you can use a delay line or a D type flip-flop to generate a delay.
49. Derive an algebraic expression for the period of dynamic *data-bus-to-memory-bus* contention in the circuit of Figure 4.78 during a *write-cycle-to-read-cycle* transition. The point at which the circuit is to be analyzed is marked by an arrow on the diagram. Use the timing data for the CPU and the memory device given in Figures 4.79 and 4.80, respectively. Assume that

both address decoders have maximum delays of $t_{\text{dec-max}}$ and minimum delays of $t_{\text{dec-min}}$, and that a data bus driver drives the data bus t_{ON} seconds after it is enabled and stops driving the bus t_{OFF} seconds after it is disabled. When you use the timing parameters in Figures 4.79 and 4.80, indicate (with reasons) whether you would use their maximum or minimum values.

Figure 4.78 68000-memory interconnection




Figure 4.79
68000 write-cycle-to-read-cycle transition





Figure 4.80
Memory read
cycle timing



The Read Cycle

In this section we look at the microprocessor read cycle in detail and reinforce some of the lessons that we learned in Chapter 4.

Figure 1 The interface between the 68000 and a memory component




Figure 1 describes a simplified interface between the 68000 and a static RAM. The address determines which location is to be accessed; the R/W* signal determines whether the operation is a read or a write; and the 68000's data strobe is used to assert the memory's chip select input (CS*) to indicate a valid access.

Figure 2 Timing of the memory's address bus




Figure 2 provides a timing diagram for the memory's address bus. We've included a time scale to show when events take place. We have chosen an arbitrary point from which time is measured for the purpose of this exercise. At $t = 20$ ns, the bits on the address bus change from their old value to the new value for the current read cycle. This address remains constant until time $t = 120$ ns. An address comes from the processor and the memory has no control over its timing.

Figure 3 Start of a memory access





Figure 3 describes the beginning of the memory access in more detail. We have also included the memory's R/W* and CS* inputs. At the beginning of the read cycle (highlighted in pink), the address becomes valid at $t = 20$ ns. At this time the R/W* input is high to indicate a read cycle, and CS* is high to indicate that an access has not yet begun. The address must be set up before the access begins.

Figure 4 Chip select goes low



In **Figure 4** the processor asserts CS* active-low at time $t = 40$ ns. When CS* goes low the memory responds to the access (although it starts looking up an address as soon as an address is valid). The time at which CS* goes low depends on the processor that is accessing the memory. If the memory is accessed by the 68000, CS* normally goes low when DS* goes low.

Figure 5 The end of a read cycle




Figure 5 describes the events at the end of a read cycle. We have used two different colors to highlight these events. At $t = 100$ ns, the end of the read cycle is indicated by the transition of CS^* from its active-low level to its inactive-high level. Memories sometimes require that R/W^* remains high until after the address bus has changed.

Figure 6 Data timing in a read cycle





Figure 6 includes the memory's data bus. As you can see, the assertion of CS^* causes the memory to drive the data bus at $t = 80$ ns. The memory stops putting data on the data bus in response to CS^* high at $t = 120$ ns. Note that the time between the point at which the address is first valid is the memory's *access time*, t_{acc} .



Interfacing Memory to a 68000

Figure 7 demonstrates the interface between the 68000 and a memory component. This diagram includes both the signal paths and the timing of the various signals. A read cycle consists of four clock cycles (i.e., eight clock states).

Figure 7 The read cycle in state S0



A 68000 read cycle starts in state S0, which is highlighted in pink. During this clock state, the 68000 is completing the previous cycle. The address bus is floated and the old address lost. Both the address strobe, AS*, and the data strobes (UDS* and LDS*, which are depicted as DS*) are inactive-high to indicate that the address and the data are not valid. The R/W* line may have previously been in a read (high) state or a write (low) state. However, during S0, the R/W* line goes high to indicate a read cycle.

Figure 8 The timing of the address bus and R/W* in state S0




Figure 8 provides an enlargement of the timing diagram during state S0. As you can see, the address bus is floated t_{CHAFI} seconds after the rising edge of state S0 and the R/W* is guaranteed to be high after t_{CHRH} seconds. The designer may use these parameters when constructing an interface between the CPU and its memory.

Figure 9 The read cycle in state S1




Figure 9 highlights clock state S1 during which the 68000 prepares for the read cycle by putting an address on the address bus. At this point the address and data strobes are still inactive-high. The memory has no way of knowing that the current address is valid.

Figure 10 The timing of the address bus in state S1





Figure 10 provides an enlargement of state S1. Here, the parameter of interest is t_{CLAV} , the time between the falling edge of clock state S0 and the point at which the new address first becomes valid.

Figure 11 The read cycle in state S2



In **Figure 11**, clock state S2, the 68000 asserts its address strobe. A low level on AS* indicates to the external memory or peripheral that the address on the address bus is valid and that a read or write cycle is being executed.

Figure 12 Timing of the address strobe in state S2




Figure 12 shows the details of the AS* timing in state S2. The falling edge of AS* that validates the address occurs at t_{CHSL} seconds after the start of clock state S2. However, the timing of AS* is also given with respect to the point at which the address is first valid, t_{AVSL} . This parameter is important to the systems designer who needs to know when the address can be captured.




Figure 13
The read cycle in state S4

Figure 13 shows that little happens in clock state S3. The CPU must detect DTACK* asserted low before the end of S4 if the bus cycle is to be terminated in clock state S7 and no wait states are to be introduced. During states S3 to S6, the memory is busy accessing data.




Figure 14
The read cycle in state S7

Figure 14 highlights the timing diagram in clock state S7. This is the most important clock state of the read cycle. During this state, the CPU reads the data on the data bus and negates its address and data strobes to indicate that the bus cycle has been completed. The address remains on the address bus until state S0 in the following cycle and R/W* also remains high during S7.




Figure 15
Timing of the address strobe in state S7

Figure 15 illustrates the most important timing parameters at the end of a read cycle. The data from the memory must be valid t_{DICL} seconds before the falling edge of state S7. This is the data setup time. The second restriction on the data timing is that the memory must not stop driving the data bus until t_{SHDII} seconds after the 68000 has negated its address and data strobes.




Figure 16
Timing of the address strobe in state S7

Figure 16 includes the parameters that relate the cycle time (two clock states = t_{cyc}) to the sequence of events taking place in a read cycle: from the falling edge of state S0 to the address first valid (t_{CLAV}), to the data first valid following the memory's access time (t_{acc}), to the point at which the data is latched by the 68000 (t_{DICL}).

If we put this information together, we can write: $3t_{cyc} = t_{CLAV} + t_{acc} + t_{DICL}$. This expression allows us to calculate the access time required by the memory given the clock cycle time and the 68000's parameters.



MEMORIES IN MICROCOMPUTER SYSTEMS

In this chapter we look at the *immediate access*, or *random access*, memory subsystem that holds programs and data required by the CPU. As memory systems design involves so many different concepts, the chapter is divided into four sections. The first section describes address decoding strategies, and the second looks at the design of address decoders. The third section examines *static* memory components and their interface to the microprocessor's data bus. The final part describes dynamic memories.



ADDRESS DECODING STRATEGIES

The systems designer takes a memory component and *maps* it onto the 68000's address space. This *memory component* may be a single device (e.g., a memory-mapped peripheral) or a group of devices that implement a block of memory. Once the designer has performed the mapping, he or she has to construct the actual circuit that will perform the mapping. All microcomputer designers are confronted with the problem of synthesizing the most cost-effective address decoder subject to constraints of economics, reliability, testability, versatility, board area, chip-count, power dissipation, and speed. The way in which these factors determine the design of address decoders is discussed in this chapter.


Memory Space

Before we introduce address decoding, we have to deal with a problem of notation. The 68000 employs its 23 address lines $A_{01}-A_{23}$ to select one of 8 M-words of memory. However, the 68000 also permits the access of individual *bytes* of memory. Two data strobes, UDS^* and LDS^* , select one or both halves (i.e., bytes) of the memory word addressed by $A_{01}-A_{23}$. Because the 68000 permits byte-accesses, memory locations are numbered from \$00 0000 to \$FF FFFF. The problem here is whether to treat the 68000 as having 16M addressable locations of 8 bits or 8M addressable locations of 16 bits.

For the purpose of this chapter, both conventions are used. We regard the 68000 as *byte-addressable*, because that is how it appears to a programmer. Equally, it appears as a word-addressable machine to the designer of address decoders, because the data control strobes, UDS^* and LDS^* , take no part in the address decoding process.

Figure 5.1 represents the 68000's 16 Mbytes of uniquely addressable locations as a column, or linear list, from \$00 0000 to \$FF FFFF. An *even* address refers to the *upper* byte of a word, accessed when UDS^* is asserted, and an *odd* address refers to the *lower* byte, accessed when LDS^* is asserted.


Figure 5.1
The 68000's
address space



The 16 Mbytes in Figure 5.1 constitute an address space, which is said to be spanned by the 68000's 23 address lines. The term *spanned* is used because any location in the address space is *reached* by a unique value on A₀₁ through A₂₃. We can partition the address space of Figure 5.1 into blocks of consecutive memory locations. Figure 5.2 shows the arrangement of three of these blocks and is called a *memory map*. Blocks may correspond to logical entities such as programs, subroutines, and data structures, or to actual hardware devices such as ROM, read/write memory, and peripherals.

If we used a single memory component spanning the 68000's entire memory space, the problem of address decoding would not arise. Each of the 68000's 23 address lines would be connected to the corresponding address input of this 16-Mbyte device. Not only do microcomputers have memory components with fewer than 16 Mbytes of internal storage, they invariably employ a wide range of devices, whose internal storage may

Figure 5.2
Memory map




vary from 16M locations to just one location. It is this broad range of storage capacities that makes the life of the microcomputer designer so difficult.

In this chapter we discuss only the 68000, since moving from the 68000 to the 68020 or 68030 hardly affects the design of address decoders. The 68020's dynamic sizing mechanism has no effect on the design of address decoders, since bus sizing operates at the byte, word, and longword level. As far as address decoders are concerned, the only additional complexity associated with the 68020 is the need to decode address lines A_{24} to A_{31} .

Suppose a 68000-based microcontroller requires 2 K-words of ROM and 2 K-words of RAM. We will call these devices M1 and M2. Eleven address lines from the 68000's address bus, A_{01} – A_{11} , are connected to the corresponding address inputs of the two memory components, M1 and M2, as shown in Figure 5.3. Note that the 2K by 16-bit memory components in Figure 5.3 are hypothetical devices—a real system would use two 2K by 8-bit chips. We are using 16-bit wide chips to simplify the system.

Figure 5.3
Connecting two
2K memory
components to
an address bus



Whenever a location spanned by A_{01} – A_{11} (i.e., $2^{11} = 2$ K-words or 4 Kbytes) is addressed in M1, the corresponding location is also addressed in M2. The data buses of both memory components are connected to the data bus from the CPU. Because the data pins of M1 and M2 are connected to the same data bus, the memory components must have drivers with tristate outputs to avoid a situation in which both outputs attempt to drive the bus to different logic levels simultaneously. Each memory component has an active-low chip-select input with which it controls its data bus drivers. Whenever a memory component is enabled by asserting its chip-select input, it is able to take part in

a read or a write cycle. Negating a memory's chip-select causes its data bus drivers to be turned off and its data bus outputs to be floated.

Let the chip-select input to M1, CS1*, be made a function of address lines A_{12} to A_{23} , where $CS1^* = F1(A_{12}, A_{13} \dots A_{23})$. Similarly, let CS2* be made a different function of A_{12} to A_{23} , where $CS2^* = F2(A_{12}, A_{13} \dots A_{23})$. The art of address decoding is to select functions F1 and F2 so that there is at least one other combination of A_{12} to A_{23} that makes CS1* low and CS2* high, and at least one combination that makes CS2* low and CS1* high. Under these circumstances, the conflict between M1 and M2 is resolved and the memory map of the system now consists of two disjoint blocks of memory, M1 and M2. This chapter considers three strategies for decoding A_{12} to A_{15} (i.e., choosing F1 and F2): full address decoding, partial address decoding, and block address decoding.

Full Address Decoding

A microprocessor is said to have *full address decoding* when each addressable location within a memory component responds only to a single, unique address on the system address bus. In other words, *all* the microprocessor's address lines must be used to access each physical memory location, either by specifying a given device or by specifying an address within it.

Full address decoding can be applied to the problem of distinguishing between two memory components, M1 and M2 (see Figure 5.3), by constructing a logic network that uses address lines to A_{12} to A_{23} to select either M1 or M2 but not both M1 and M2. One of the many possible solutions is

$$\begin{aligned} \text{M1 is selected whenever } & A_{12}, A_{13}, A_{14}, A_{15}, A_{16}, A_{17}, A_{18}, A_{19}, A_{20}, \\ & A_{21}, A_{22}, A_{23} = 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 \\ \text{M2 is selected whenever } & A_{12}, A_{13}, A_{14}, A_{15}, A_{16}, A_{17}, A_{18}, A_{19}, A_{20}, \\ & A_{21}, A_{22}, A_{23} = 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 \end{aligned}$$

Figure 5.4 shows the memory map and the address decoder circuit for this solution.


Now let's look at a more practical example of full address decoding. A 68000 microcomputer requires 10 K-words of ROM (arranged as a block of 2 K-words plus a block of 8 K-words), 2 K-words of random access read/write memory, two words for peripheral 1, and two words for peripheral 2. We will call the five memory devices to be decoded ROM1 (2K), RAM (2K), ROM2 (8K), PERI1 (2) and PERI2 (2). Each device has an active-low chip-select input and may be located anywhere within the system's memory map, with the sole exception of ROM1, which must respond to addresses in the range \$00 0000 to \$00 0FFF.

The first step in solving this problem is to construct an *address table*. Such a table is given in Table 5.1, where the vertical columns represent the 23 address lines A_{01} to A_{23} , and the rows represent the five memory components to be decoded. An X in an address column means that the address line takes part in the selection of a location within the specified component. A 1 or 0 in an address column means that the address line must be 1 or 0 to select that component.

The address lines to be decoded for each memory component must be selected as either zero or one. How this is done is, to a certain extent, unimportant. In Table 5.1, we selected the lowest possible address for each device. All that needs to be done to achieve full address decoding is to decode every address line that does not select a location within a device and to ensure that no two devices can be accessed simultaneously.

Figure 5.5 describes a suitable address decoder for the system of Table 5.1. The two peripherals each require 22 address lines to be decoded, as only one address line, A_{01} ,

Figure 5.4
Resolving the
conflict
between
the memory
components by
full address
decoding




selects a location (one of two) within a peripheral. PERI1 is selected whenever A_{16} – A_{23} , A_{02} – A_{14} are all zero, and A_{15} is a logical 1. Two 74LS133 13-input NAND gates perform the bulk of the address decoding. Whenever the outputs of both NAND gates are simultaneously low, the CS* output of the 3-input AND gate goes low to select PERI1.

Table 5.1 Address decoding table illustrating full address decoding

[illegible]

Figure 5.5
Full address
decoding
network
corresponding
to Table 5.1



The circuit of Figure 5.5 highlights a paradox of microcomputer design. The microcomputer and peripheral are available as two single chips, and yet the address decoding circuit of Figure 5.5 requires a total of eight chips (assuming that four hex-inverters are used).

Partial Address Decoding

Partial address decoding is so called because not all the address lines available for address decoding take part in the decoding process. Partial address decoding is the simplest and least expensive form of address decoding to implement. Figure 5.6 shows how the two 4-Kbyte blocks of memory in Figure 5.3 can be connected to a system address bus in such a way that both blocks of memory can never be accessed simultaneously. The potential conflict between M1 and M2 is resolved by connecting CS1* directly to the highest-order address line, A_{23} , and by connecting CS2* to A_{23} via an inverter. M1 is selected whenever $A_{23} = 0$, and M2 is selected whenever $A_{23} = 1$.

We have now succeeded in distinguishing between M1 and M2 for the cost of a single inverter, but a heavy price has been paid. As M1 is selected by $A_{23} = 0$ and M2 by $A_{23} = 1$, either M1 or M2 must always be selected. Although the address bus can specify 16M different byte addresses, this decoding arrangement allows only 8K different locations to be accessed. Address lines A_{12} to A_{22} take no part whatsoever in the address decoding process, and therefore have no effect on the selection of M1 or M2. Figure 5.7 shows the memory map corresponding to this arrangement. M1 appears 2048

Figure 5.6
Using partial
address
decoding to
distinguish
between two
memory
components





Figure 5.7
Memory map
corresponding
to Figure 5.6



(i.e., 2^{11}) times in the lower half of the memory map, and M2 is repeated 2048 times in the upper half.

Partial address decoding was popular in the early days of the 8-bit microprocessor and is still found in small, dedicated systems, where low cost is of paramount importance. Partial address decoding prevents full use of the microprocessor's available memory space, and makes it difficult to expand the memory system.

Example of Partial Address Decoding Let's take the same problem we used in the previous section on full address decoding and employ partial address decoding. Table 5.2 gives an address decoding table for this problem. The first step is to fill the five rows with X's for each address line used to select a location within the appropriate memory component. For example, address lines A_{01} – A_{11} select a location within ROM1 ($2^{11} = 2K$), whereas address lines A_{01} – A_{13} select a location within ROM2 ($2^{13} = 8K$). The next step is to select conditions for the higher-order address lines, that distinguish between the five memory components. One of the many possible ways of doing this is illustrated in Table 5.2. You can see that that no combination of A_{21} , A_{22} , and A_{23} can be used to select two or more devices simultaneously. You wonder why we have chosen A_{21} , A_{22} , and A_{23} to distinguish between these five components. The answer is that it is a matter of style. We could have decoded A_{14} , A_{15} , and A_{16} to distinguish between these devices, and left address lines A_{17} to A_{23} undecoded.

Table 5.2 Address table illustrating partial address decoding

Device	A_{23}	A_{22}	A_{21}	$A_{20} \dots A_{15}$	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_9	A_8	A_7	A_6	A_5	A_4	A_3	A_2	A_1
ROM1	0	0	0					X	X	X	X	X	X	X	X	X	X	X
RAM	0	0	1					X	X	X	X	X	X	X	X	X	X	X
ROM2	0	1				X	X	X	X	X	X	X	X	X	X	X	X	X
PERI1	1	0																X
PERI2	1	1																X

Note: An address entry that is neither a 1 nor a 0 is a “don't care” condition; that is, the address line does not take part in the selection of the device.

Having constructed the address decoding table, the *primary addressing range* of each component can be determined. The primary addressing range is calculated by setting all “don't care” conditions to 0 and then reading the minimum and maximum address range taken by the component when the X's are all 0s and all 1s. A slight complication arises because the 68000 uses byte addressing, so that an imaginary X representing A_{00} must be placed to the right of A_{01} in each row of Table 5.2.

Consider first ROM1. Its primary address range is given by 000(000000000)00000 000000[0] to 000(000000000)1111111111[1]. The “don't care” conditions have been placed in parentheses, and A_{00} in square brackets. These addresses corresponds to the range of \$00 0000 to \$00 0FFF (i.e., 4 Kbytes). Similarly, PERI2 occupies the primary address range 11(00000000000000000000)0[0] to 11(00000000000000000000)1[1], or from \$C0 0000 to \$C0 0003.

Figure 5.8 describes a possible implementation of the partial address decoding arrangement of Table 5.2. Few designers would choose the address decoding scheme of

Figure 5.8
Implementing
the partial
address
decoding
scheme of
Table 5.2




Table 5.2/Figure 5.8, because the memory map cannot be expanded. Further memory devices cannot be added, as the existing devices fill the entire 8 M-words of memory space. Table 5.3 demonstrates a simple way of building some flexibility into the system.

Table 5.3
Improved partial
address
decoding
scheme

Device	A_{23}	A_{22}	A_{21}	A_{20}
ROM1	0	0	0	0
RAM	0	0	0	1
ROM2	0	0	1	
PERI1	0	1	0	
PERI2	0	1	1	
SPACE	1			

In this case, the condition $A_{23} = 0$ is made a necessary condition to select all five memory components, which now take up the lower half of the memory space from \$00 0000 to \$7F FFFF. The 4-M-word memory space for which $A_{23} = 1$ is labeled SPACE in Table 5.3 and is available for future use.

In spite of its simplicity, partial address decoding is often shunned because the memory space allocated to a single memory device is repeated many times. For example,

PERI1 in Table 5.2 occupies one word of memory which is repeated 1M (2^{20}) times. If a spurious memory access is made anywhere in this 1-Mbyte region because of an error in a program, it is possible to cause harm by corrupting the memory location that responded to the spurious access. Equally, a limited form of partial address decoding is sometimes found in systems with large numbers of address lines, because so many address lines are expensive to decode.

Block Address Decoding

Block address decoding is a compromise between partial address decoding and full address decoding. It avoids the inefficient use of memory space associated with partial address decoding by dividing the memory space into several fully decoded blocks. If necessary, these blocks may be subdivided into smaller blocks.

In a typical application of block address decoding, a microprocessor's memory space may be divided into 16 blocks of equal size by a single low-cost component. For example, you can divide the 68000's 8 M-words of memory space into 16 blocks of 512 K-words. Splitting the 68000's memory space into 16 blocks of 512 K-words would enable the system of Table 5.2 and Figure 5.8 to be built with a single address decoding component and would allow expansion from five memory devices to 16 without the addition of extra logic.

Real microcomputers often use a mixture of partial address decoding, full address decoding and block address decoding to cater for the system's particular needs. For example, a system may apply full address decoding to address lines A_{23} to A_{17} to select a block of 64 K-words from the 68000's memory space of 8 M-words. This 64K is then divided into 16 blocks of 4K by a block address decoder. Some of these 4K blocks can be used to select 4K ROMs and RAMs. Finally, partial address decoding may be used to locate two peripherals, each of four words, within one of these 4K pages. An example of this type of arrangement is provided later. We are now going to look at how we design address decoders.

5.2

DESIGNING ADDRESS DECODERS

A designer can implement the address decoding techniques we have just described in several ways: random logic, m -line-to- n -line decoders, PROMs and programmable logic arrays, programmable gate arrays, and programmable array logic. Each of these techniques has its own advantages and disadvantages, the nature of which depend on the system being designed, the scale of its production, and whether or not it needs to be expandable.

Address Decoding with Random Logic

Random logic describes a system constructed from small-scale logic such as AND, OR, NAND, and NOR gates and inverters. When address decoding with random logic is implemented, the chip-select input of a memory component is derived from the appropriate address lines by means of a number of SSI gates as required. The address decoding circuits of Figures 5.5 and 5.8 both use random logic.

Address decoding entirely with random logic is found in relatively few systems, because it requires a high chip-count. Moreover, it is always tailor-made for a specific application and therefore lacks the flexibility inherent in some other forms of address decoding circuit.

The only advantage of random logic address decoding is its speed. As it is tailor-made for any given system, it can use the fastest logic available and can therefore achieve the minimum propagation delay from address valid to chip-select valid. Sometimes, the very low cost of SSI gates also aids the case in favor of random logic address decoding. Address decoders using large numbers of simple gates increases the cost of designing and testing the microcomputer and reduces the board area available for memory and peripheral components.

Address Decoding with m -line to n -line Decoders

The problem of address decoding can be greatly diminished by means of *data decoders* that decode an m -bit binary code into one of n outputs, where $n = 2^m$. These devices carry out the block address decoding described earlier in this chapter. Three commonly used decoders are the 74LS154 4-line-to-16-line decoder, the 74LS138 3-line-to-8-line decoder, and the 74LS139 dual 2-line-to-4-line decoder. Figures 5.9 to 5.11 give the pinouts and truth tables for the 74LS154, 74LS138, and 74LS139, respectively. All three decoders have active-low outputs, making them particularly suitable for address-decoding applications, because almost all memory components have active-low chip-select inputs. Here, we will discuss only the 74LS138 decoder, as the other two are identical in principal and differ only in detail.


The 74LS138 3-line-to-8-line Decoder The most popular m -line-to- n -line decoder is the 74LS138, which decodes a 3-line input into one of eight active-low outputs, as indicated by Figure 5.10. In addition to its 3-line input, the 74LS138 has three enable inputs—two of which are active-low and one that is active-high. Figure 5.12 demonstrates the versatility of the 74LS138 in five configurations. In each case we can assume that the decoders are strobed (i.e., enabled) by the 68000's AS* output. The address decoding ranges chosen in this example are entirely arbitrary and have been selected to illustrate the principles involved, rather than to represent any real system.

The difference between the examples in Figures 5.12(c) and (d) is that the latter employs all the decoder's enable inputs to reduce the size of the eight decoded address blocks as far as possible to yield a block size of 8 K-words with only two chips. In Figure 5.12(c), where the enable inputs are not used to decode address lines, the minimum block size is 128 K-words. In Figure 5.12(d) the minimum block size is 8 K-words.

Figure 5.12(e) adds a 5-input NOR gate to a two-74LS138 circuit to achieve a resolution of 512 words. This circuit might be used to decode eight blocks of memory space for allocation to memory-mapped peripherals. The AS* strobe in Figure 5.12(e) has been applied to the ENABLE* input of the second (i.e., lower-order) decoder, rather than to the first decoder to minimize the delay in the decoding circuit. Multiple-level address decoders of Figure 5.12(c), (d), and (e) may cause timing problems in high-performance systems due to the cumulative address decoding delay.

Example of the Application of Block Address Decoders Figure 5.13 provides the memory map of a system populated by ROM, RAM, and peripherals. 16 K-words of ROM are arranged as four blocks of 4 K-words, each of which is implemented by two $4\text{K} \times 8$ EPROMs. The system implements eight memory-mapped peripherals in the 64-word (128-byte) range \$01 0000 to \$01 007F, and each peripheral occupies 8 words. 8 K-words of RAM are provided by eight blocks of 1 K-words in the range \$02 0000

Figure 5.9
The 74LS154
four-line-to-
sixteen-line
decoder




74LS154 Truth Table

Inputs						Outputs															
<i>E1*</i>	<i>E2*</i>	D	C	B	A	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	1	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	0	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1
0	0	0	1	0	0	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1
0	0	0	1	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1	1
0	0	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1	1
0	0	1	0	0	0	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1	1
0	0	1	0	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1	1
0	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1	1
0	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1	1
0	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
0	0	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1	1
0	0	1	1	1	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0	1
0	0	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
0	1	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	0	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
1	1	X	X	X	X	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


to \$02 3FFF. The address decoding scheme is described in Table 5.4 and uses 74LS138 decoders.

Table 5.4 shows that a necessary condition for the selection of all devices is that A_{18} – A_{23} are all zeros. This requirement strongly suggests that the active-low enable

Figure 5.10 The 74LS138 three-line-to-eight-line decoder

74LS138 Truth Table													
Inputs							Outputs						
E1*	E2*	E3	C	D	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
1	1	0	X	X	X	1	1	1	1	1	1	1	1
1	1	1	X	X	X	1	1	1	1	1	1	1	1
1	0	0	X	X	X	1	1	1	1	1	1	1	1
1	0	1	X	X	X	1	1	1	1	1	1	1	1
0	1	0	X	X	X	1	1	1	1	1	1	1	1
0	1	1	X	X	X	1	1	1	1	1	1	1	1
0	0	0	X	X	X	1	1	1	1	1	1	1	1
0	0	1	0	0	0	0	1	1	1	1	1	1	1
0	0	1	0	0	1	1	0	1	1	1	1	1	1
0	0	1	0	1	0	1	1	0	1	1	1	1	1
0	0	1	0	1	1	1	1	0	1	1	1	1	1
0	0	1	1	0	0	1	1	1	1	0	1	1	1
0	0	1	1	0	1	1	1	1	1	1	0	1	1
0	0	1	1	1	0	1	1	1	1	1	1	0	1
0	0	1	1	1	1	1	1	1	1	1	1	1	0

inputs of a decoder or a NOR gate should be used to decode these six high-order address lines. Figure 5.14 shows one possible way of implementing the device-mapping scheme of Table 5.4. Preliminary address decoding is performed by ICs 1a and 2. Together, these divide the 256-K-word memory space in the region \$00 0000 to \$07 FFFF into eight 32-K-word pages. The devices in the memory map of Figure 5.13 are arranged so that ROM is on page 0, peripherals on page 1, and RAM on page 2. Thus, ICs 1a and 2 both decode the eight higher-order address lines to provide first-stage decoding for all other

Figure 5.11 The 74LS139 dual two-line-to-four-line decoder

74LS138 Truth Table						
Inputs			Outputs			
E*	B	A	Y0	Y1	Y2	Y3
1	X	X	1	1	1	1
0	0	0	0	1	1	1
0	0	1	1	0	1	1
0	1	0	1	1	0	1
0	1	1	1	1	1	0



Figure 5.12 Using the three-line-to-eight-line decoder in address decoding

Figure 5.13
Memory
map of a
microcomputer




devices, and also provide for future expansion of the system by employing outputs Y3* to Y7* of IC2.

The address decoding of the ROMs is handled by another 3-line-to-8-line decoder, IC3. The 32-K-word page 0 selected by IC2 is divided into eight pages of 4 K-words by IC3, and the lower four pages are used to select the ROMs. Outputs Y4* to Y7* of IC3 are not used and permit future expansion to 32 K-words of ROM without any additional logic.

As the read/write memory components occupy only 1 K-word of memory space, a further two address lines, in addition to those decoded by IC2, must take part in the selection of the RAM. Because the two active-low enable inputs of the RAM address decoder, IC6, are already connected to IC2 and the address strobe, a two-input AND gate (NOR gate in positive logic), IC7a, is used to decode A₁₅ and A₁₄. Address lines A₁₁ to A₁₃ select one of eight 1 K-word blocks of RAM whenever IC6 is enabled.

Table 5.4 Address decoding table for Figure 5.1

Device	Address Range	A ₂₃	...	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₀₉	A ₀₈	A ₀₇	A ₀₆	A ₀₅	A ₀₄	A ₀₃	A ₀₂	A ₀₁	A ₀₀
ROM1	00 0000–00 1FFF	0	...	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X
ROM2	00 2000–00 3FFF	0	...	0	0	0	0	1	X	X	X	X	X	X	X	X	X	X	X	X	X
ROM3	00 4000–00 5FFF	0	...	0	0	0	1	0	X	X	X	X	X	X	X	X	X	X	X	X	X
ROM4	00 6000–00 7FFF	0	...	0	0	0	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X
PERI1	01 0000–01 000F	0	...	0	1	0	0	0	0	0	0	0	0	0	0	0	0	X	X	X	X
PERI2	01 0010–01 001F	0	...	0	1	0	0	0	0	0	0	0	0	0	0	0	1	X	X	X	X
⋮																					
PERI8	01 0070–01 007F	0	...	0	1	0	0	0	0	0	0	0	0	0	1	1	1	X	X	X	X
RAM1	02 0000–02 07FF	0	...	1	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X
RAM2	02 0800–02 0FFF	0	...	1	0	0	0	0	0	1	X	X	X	X	X	X	X	X	X	X	X
⋮																					
RAM8	02 3800–02 3FFF	0	...	1	0	0	0	1	1	1	X	X	X	X	X	X	X	X	X	X	X

Figure 5.14 Implementing the address decoding scheme of Table 5.4

Selecting the peripherals is a little more complicated, as a further nine address lines take part in decoding the peripheral address space (i.e., A₀₇–A₁₅). Decoding nine address lines would normally indicate that three 74LS138s are necessary to fully decode the peripherals. Because the peripherals are selected when address lines A₀₇–A₁₅ are all 0,


we can use two AND gates (NOR in positive logic), IC1b and IC1c, to reduce the number of 74LS138s to two, as Figure 5.14 demonstrates. The process could have been carried further and IC4 eliminated by random logic.

Address Decoding with PROM

Address decoding involves nothing more than the generation of one or more chip-select outputs from several address inputs. It follows that any technique applied to the synthesis of Boolean functions can also perform address decoding. We have used m -line-to- n -line decoders to do this, because they exploit the block structure of memory. Another device suited to this role is the *programmable read-only memory*, PROM.

The PROM has m address inputs, p data outputs, and a chip-select input, as illustrated in Figure 5.15. This diagram shows the logical arrangement of the PROM, the pinout of a typical device, and an example of its use as an address decoder. Whenever it is enabled, the m -bit address at its input selects one out of $2^m p$ -bit words and applies it to

Figure 5.15
PROM as an
address
decoder



the p data terminals. The PROM-based address decoder is nothing more than a look-up table containing the address decoding table.

When a PROM with tristate outputs is disabled (i.e., deselected), its outputs float. Therefore, the PROMs outputs must be pulled up whenever it is disabled, in order to force the active-low chip-selects into their inactive-high states. Alternatively, the PROM address decoder can be permanently enabled, with its enable (chip-select) input hard-wired to ground.

A PROM with m address inputs stores 2^m words, each of p bits. The total capacity of this device is therefore $p \times 2^m$. As m grows, the total number of bits increases exponentially. Table 5.5 gives the relationship between PROM capacity and the size of the smallest block of memory it decodes. We assume that the data width of the PROM is $p = 8$ bits, and that it decodes the m higher-order address lines in a 68000 system. The column headed $24 - m$ gives the number of undecoded address lines (including A_{00}).

Table 5.5
Relationship
between the
decoded block
size and the
capacity
of a PROM

m	2^m Words	$p \times 2^m$ Bits	$-m$	Decoded Block Size 2^{24-m}	
3	8	64	21	2 Mbytes	(1 M-word)
4	16	128	20	1 Mbytes	(512 K-words)
5	32	256	19	512 Kbytes	(256 K-words)
6	64	512	18	256 Kbytes	(128 K-words)
7	128	1,024	17	128 Kbytes	(64 K-words)
8	256	2,048	16	64 Kbytes	(32 K-words)
9	512	4,096	15	32 Kbytes	(16 K-words)
10	1,024	8,192	14	16 Kbytes	(8 K-words)
11	2,048	16,384	13	8 Kbytes	(4 K-words)
12	4,096	32,768	12	4 Kbytes	(2 K-words)
13	8,192	65,536	11	2 Kbytes	(1 K-word)
14	16,384	131,072	10	1 Kbyte	(512 words)
15	32,768	262,144	9	512 bytes	(256 words)
16	65,536	524,288	8	256 bytes	(128 words)

m = number of address inputs to the PROM

$p = 8$ = width of PROM's data output bus

Table 5.5 demonstrates that a very large PROM is needed to decode the 68000's address lines if small block sizes are supported. If a PROM were to entirely decode a 68000's address bus and the smallest memory component were 2K words, it would be necessary to choose a value of m equal to 12. An 8-bit by 4K PROM has a capacity of 32 Kbits, making it a rather large device to program, especially during development work.

Because microprocessors like the 68000 have large address spaces, compared to their 64-Kbyte ancestors, first-stage address decoding is often left to random logic devices, and the fine address decoding is carried out by PROMs or m -line-to- n -line decoders. In the early days of the 8-bit microprocessor, when memories were generally very small, there were quite a few address lines to decode. As time passed, memories with much larger capacities appeared, and you could use a single 3-line-to-8-line decoder to implement the address decoding.

The situation with modern microprocessors is similar to the early days of the 8-bit processor, as far as address decoding is concerned. A 1-Mbyte static read/write RAM requires 12 address lines to be decoded when it is used with a 68020.

Example of the Design of a PROM-Based Address Decoder A designer wishes to produce a single board 68000 system with memory space containing ROM, RAM, and peripherals. The design criteria stresses versatility—the designer hopes to modify the system later. Initially, the system calls for a minimum address space per ROM/RAM to be 1 K-words (2 Kbytes). A further criterion is that all ROM/RAM must be fully address decoded and the total peripheral I/O space limited to 1 K-words divided between eight peripherals. The basic system is to have the memory map defined by Table 5.6.

Table 5.6
Memory space
allocation for
an SBC

Device	Organization	Memory Space		
		Words	Bytes	Address Range (Bytes)
ROM1	$2K \times 8$	2K	4K	00 0000–00 0FFF
ROM2	$2K \times 8$	2K	4K	00 1000–00 1FFF
ROM3	$2K \times 8$	2K	4K	00 2000–00 2FFF
RAM1	$1K \times 8$	1K	2K	00 C000–00 C7FF
PERI1	2×8	128	256	00 E000–00 E0FF
PERI2	2×8	128	256	00 E100–00 E1FF
PERI3	4×8	128	256	00 E200–00 E2FF

At first sight, the allocation of memory may seem strange or arbitrary. The three ROMs occupy \$00 0000 to \$00 2FFF, the RAM from \$00 C000 to \$00 C7FF, and the peripherals from \$00 E000 to \$00 E2FF. We have chosen these ranges to permit later expansion without the read-only memory overflowing into read/write memory space. When the system is fully expanded, the $2K \times 8$ ROMs can be replaced by $8K \times 8$ ROMs, and then the ROM address space will extend from \$00 0000 to \$00 BFFF. The next step is to prepare an address table (Table 5.7) to help us to determine the best way of arranging the address decoding circuit.

Table 5.7 shows that address lines A_{16} – A_{23} perform a page selection, as they are constant and independent of the device selected. These lines can be decoded by a logic


Table 5.7 Address decoding scheme for Table 5.6

Device	Address Space	A_{23}	A_{22}	A_{21}	A_{20}	A_{19}	A_{18}	A_{17}	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_{09}	A_{08}	A_{07}	A_{06}
ROM1	00 0000–00 0FFF	0	0	0	0	0	0	0	0	0	0	0	0	X	X	X	X	X	X
ROM2	00 1000–00 1FFF	0	0	0	0	0	0	0	0	0	0	0	1	X	X	X	X	X	X
ROM3	00 2000–00 2FFF	0	0	0	0	0	0	0	0	0	0	1	0	X	X	X	X	X	X
RAM1	00 C000–00 C7FF	0	0	0	0	0	0	0	0	1	1	0	0	0	X	X	X	X	X
PERI1	00 E000–00 E0FF	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	0	X	X
PERI2	00 E100–00 E1FF	0	0	0	0	0	0	0	0	1	1	1	0	0	0	0	1	X	X
PERI3	00 E200–00 E2FF	0	0	0	0	0	0	0	0	1	1	1	0	0	0	1	0	X	X

element with eight inputs and a single output. If the peripherals are regarded as a single entity occupying 1 K-words of memory space, the additional address lines to be decoded in the selection of this block are A_{11} – A_{15} . The discrimination between peripherals is best done by decoding A_{08} – A_{10} with a 3-line-to-8-line decoder.

A_{11} – A_{15} is decoded by a 32-word \times 8-bit PROM. Figure 5.16 provides the basic details of a possible implementation of Table 5.7. Address lines A_{16} – A_{23} must all be low to enable the 32-word PROM. As is usual in 68000-based systems, the address decoder is enabled by AS^* . When the PROM is disabled by the negation of AS^* , its data outputs are all pulled up by resistors to their inactive-high levels. When the PROM is enabled, address lines A_{11} – A_{15} interrogate one of its 32 locations and yield an 8-bit data value, that directly controls the chip-select inputs of the memory devices to be decoded. When the peripheral group is selected by D3 from the PROM giving active-low, address lines

Figure 5.16
PROM-based
address
decoder to
implement
Table 5.8



The leftmost column of Table 5.8 displays the address range decoded by that row (i.e., one of 32) of the table. The second column gives the five address inputs of the PROM, labeled A_0 – A_4 , and relates them to the corresponding five address lines of the 68000, labeled A_{11} – A_{15} . The rightmost column provides the data appearing on the PROM's output lines corresponding to the address in the middle column. These data outputs form the four device selects (D_4 – D_7), the peripheral group enable (D_3), and $DTACK^*$.

Consider the selection of ROM1, which is selected whenever a valid address in the range \$00 0000 to \$00 0FFF is put out by the processor. This is a 4-Kbyte (2 K-word) range, and the addressing range corresponding to any row of Table 5.8 is only 2 Kbytes (1 K-words). Therefore, *two* rows in the table must be allocated to RAM1. Thus, whenever $A_{15} = 0$, $A_{14} = 0$, $A_{13} = 0$, $A_{12} = 0$ and $A_{11} = 0$, or $A_{15} = 0$, $A_{14} = 0$, $A_{13} = 0$, $A_{12} = 0$ and $A_{11} = 1$, ROM1 is selected. Because ROM1 is selected whenever $A_{11} = 0$ or $A_{11} = 1$, this address line is a “don't care” value in the selection of ROM1. If ROM1 occupied 4 K-words of memory space in the range \$00 0000 to \$00 1FFF, the first *four* entries in the D_7 column of Table 5.8 would all be 0.


RAM1's memory space in the range \$00 C000 to \$00 C7FF is 1 K-words, so only a single 0 appears in the corresponding row of Table 5.8. Similarly, the block of peripherals is enabled by D_3 whenever an address in the range \$00 E000 to \$00 E7FF is placed on the address bus. Figure 5.16 shows how a 74LS138 provides a third level of address decoding to give eight blocks of 128 words. Only three peripherals are currently implemented, allowing for expansion to eight without any additions or changes to the existing address decoding logic.

A more detailed and slightly modified version of this address decoder is given in Figure 5.17, where the primary address decoding is performed by IC1, an Am29809 9-bit comparator. Here, only 8 of the 9 bits to be matched are used. When input $A_i = B_i$ for $i = 1$ to 9, and the device is enabled by $G^* = 0$, its E_{out}^* pin goes active-low, enabling the secondary decoder, a 32×8 bit PROM, IC2. Outputs D_3 to D_7 of the PROM select the memory devices as above. The function of output D_2 requires further explanation. A glance at Table 5.8 reveals that D_2 is active-low whenever a 0 appears in columns D_4 to D_7 . Thus, D_2 is the logical OR of D_4 to D_7 (negative logic), which allows D_2 to be connected to the CPU's $DTACK^*$ input after passing through a suitable delay generator, if necessary.

Memory-mapped peripherals are decoded in exactly the same as any other memory component. However, as you know from Chapter 4, the 68000 uses its synchronous bus to interface to certain peripherals (described in Chapters 8 and 9). These peripherals are enabled by the 68000's VMA^* output. The peripheral group output, D_3 , does not take part in the generation of $DTACK^*$ as, for the purposes of this example, it is assumed that the peripherals are 6800-series devices and operated synchronously.

The peripheral select output from PROM IC2, D_3 , enables the 3-line-to-8-line peripheral decoder IC3. D_3 is also connected to the 68000's VPA^* input, so that a synchronous bus cycle is started whenever a peripheral is addressed. The 3-line-to-8-line decoder is enabled by UDS^* , restricting all peripherals to the upper byte of a word, and by VMA^* which synchronizes a peripheral access to the 68000's E clock.

The selection of the ROMs themselves is performed by three dual 2-line-to-4-line decoders, ICs 4, 5, and 6. For convenience, only two of these are shown in Figure 5.17. The lower-byte of a ROM is selected by $Y2^*$ when CS^* from the PROM and LDS^* from

Figure 5.17 A more complete address decoder to implement Table 5.8

the CPU are both low during a read cycle. The upper byte of a ROM is selected in the same way, except that UDS* is used instead of LDS*. ROMs can be selected only in a read cycle when R/W* = 1 to avoid the data bus contention that would occur if the processor attempted to write to a ROM enabled during a memory write access. Indeed, the circuit could be made more sophisticated by using the Y0* outputs of the 2-line-to-4-line decoders to detect a write access to a ROM and then forcing BERR* low to indicate a faulty bus cycle.

Selecting the RAM is somewhat easier, as the select signal from the PROM need only be strobed by UDS* or LDS* to select the upper and lower bytes of a word, respectively.

Advantages and Disadvantages of PROM Address Decoders There are two great advantages of using a PROM as an address decoder, its ability to select blocks of differing size and its remarkable versatility. A PROM that decodes m address lines divides the memory space into 2^m equal blocks. In the preceding example, a 32-K-word page was divided into 2^5 blocks of 1 K-words. Larger blocks than the minimum size can be decoded simply by increasing the number of active entries (in our case, zeros) in the appropriate data column of the PROM's address/data table. The size of the block of memory decoded by a data output is equal to the minimum block size multiplied by the number of active entries in the appropriate data column. A general expression for the decoded block size of a device is given by

$$B = p \times 2^{m-s-q}$$

where B = decoded block size

p = number of active entries in the appropriate data column

m = number of address lines from the CPU

s = number of address lines in primary (i.e., first-level) address decoding

q = number of address lines decoded by the PROM

As an example of the application of this formula, consider the address decoding of ROM1 in Table 5.8. The values for p , m , s , and q are 2, 23, 8, and 5, respectively, giving a value for B of $2 \times 2^{23-8-5} = 2 \times 2^{10}$, or 2 K-words.

Address decoding by PROM is versatile, because the selection of devices is determined by the programming of a PROM and not by the physical wiring of a decoder. This makes it possible to configure a new system simply by programming a new PROM. In the example of Table 5.8, it is possible to, say, replace ROM1 by a larger version (e.g., a pair of 8K \times 8 ROMs) just by increasing the number of zeros in the D₇ column of the PROM decoder. Therefore, 8 K-words of ROM would require eight zeros, occupying memory space from \$00 0000 to \$00 3FFF.

The major disadvantage of the PROM has already been stated, that is, the excessively large look-up table needed to decode more than about eight address lines. A large PROM is not only more expensive than a small PROM, it takes longer to program and is much more difficult to test.

Address Decoding and Its Impact on Timing

When we looked at the 68000's read-and-write cycle timing diagrams in Chapter 4, we ignored the effects of address decoders and all other associated logic. An address decoder employs the higher-order address lines to synthesize the memory select signals. Consequently, there must be a delay between the time at which the address is first valid and the time at which the appropriate chip-select is asserted. The actual delay depends on

both the speed of the components used to implement the decoding logic and the number of address decoding components in series (i.e., the number of levels or stages in the decoder).

A simple single-stage address decoder in an 8 MHz 68000 system is unlikely to cause timing problems. However, a multilevel address decoder using several logic elements in series (e.g., the address decoder of Figure 5.17) may incur such a long delay that some action must be taken. For example, you might have to introduce wait states or employ faster memory. Alternatively, you can redesign the address decoder to make it faster. The next topic in this chapter introduces some of the components that make it easier to design both fast and complex address decoding circuits.


Some students read the section on PROM-based address decoders and then implemented these decoders using conventional EPROMs. Since many small EPROMs have access times of the order of 300–400 ns, the use of such devices in an address decoding circuit guarantees that the system will not operate correctly.

At the beginning of this chapter we said that the 68020 and the 68030 do not affect the design of address decoding circuits. We must qualify this statement—it is true that the address decoding logic of a 68030-based microcomputer performs the same function at a 68000 computer. However, a fast 68020 provides little enough time for memory to access its data. Therefore, you must ensure that the address decoding logic does not eat into this precious access time. Decoders in 68030 systems use the fastest logic families (LS TTL is frequently too slow) and avoid multistage logic circuits.

Address Decoding with FPGA, PLA, and PAL

Up to the late 1970s, systems designers constructed digital subsystems with two basic devices: the random logic element and the read-only memory. We have already seen how both these are applied to address decoding circuits. The random logic element gives an optimum design from the point of view of speed, and the ROM-based decoder provides flexibility and compactness at the cost of a slightly slower speed and a restriction on the number of variables that can be handled economically. New families of logic elements have appeared, giving the designer the best of both the random logic world and of the ROM world. These new devices have several names, but they all share one property—they are general-purpose logic elements and are configured by programming.

One of the simplest programmable logic elements is the *field programmable gate array*, FPGA. The expression *field programmable* means that it can be programmed or configured by the user *in the field* as opposed to in the factory. Once an FPGA has been programmed, it cannot be reprogrammed (although families of reprogrammable elements are now available). Figure 5.18 shows the internal arrangement of the 82S103 FPGA. Sixteen inputs, labeled A_0 to A_{15} , are converted into their true and complementary forms (i.e., A_i and A_i^*) within the chip. Each of the resulting 32 terms is fed to the inputs of nine 32-input NAND gates. These inputs are passed through *fusible links*, which may be made open circuit (i.e., *blown*) or closed circuit (i.e., left intact) during the FPGA's programming. Consequently, the output of the NAND gate can be made a function of between one and 16 inputs in either their true or inverted forms. Alternatively, we may say that the output of the NAND gate is a function of all 16 variables in either their true, complemented, or “don't care” forms. The outputs of the NAND gates are fed via programmable EOR gates to nine output pins. Therefore, the outputs can be programmed to be active-high or active-low, and the gates made to appear as AND or NAND gates, respectively. Finally, the outputs may be floated by disabling the chip by means of its

Figure 5.18 The 82S103 FPGA


active-low CE^* input. The 82S102 is identical to the 82S103 but has open-collector rather than tristate outputs.

The 82S103 FPGA is a delight to use. In this one package, nine outputs can be synthesized from the products of 16 input terms, with each term appearing in a true, false or “don’t care” form. In a 68000-based microcomputer, the 82S103 decodes up to 16 address lines (i.e., A_{08} to A_{23}), giving a minimum block size of 128 words or 256 bytes. Because the 82S103 can decode so many inputs, you can dedicate some inputs to 68000 control functions, such as AS^* , UDS^* , and VMA^* , while leaving plenty of inputs for address decoding. The following example demonstrates the use of an FPGA.

Example of the Application of an FPGA This example has been chosen to illustrate features of the FPGA. You should realize that this is true of most examples in this

text. Therefore, in a real situation it is unlikely that an FPGA will be such a perfect device for the job. Life is never as neat as textbook examples suggest. Figure 5.19 gives the memory space of a 68000-based microcomputer with 8 K-words of ROM, 8 K-words of RAM and three memory-mapped peripherals. One aim of the address decoder designer is to minimize the chip count in the decoder.

Figure 5.19
Memory map of
a 68000-based
microcomputer



We can see from Figure 5.19 that the memory components are located consecutively at the bottom of the memory space and the peripherals at the top end of the memory space. Each peripheral is allocated a minimum 16 words within a single block of memory space. The peripherals occupy only odd addresses strobed by LDS*.

The first thing to consider is the allocation of control lines to the FPGA. Both UDS* and LDS* take part in the selection of the upper and lower bytes of memory space, and VMA* selects the peripherals. We can use R/W* to make certain that the ROM is selected only during a read cycle. The number of devices to be selected is seven, assuming that $8K \times 8$ chips are used to implement the ROM and RAM. The remaining two out of the FPGA's nine outputs provide a DTACK* and a VPA* input to the 68000. Table 5.9 shows how the 82S103 is programmed to implement the addressing scheme of Figure 5.19. A dash (—) in a column indicates that the input is a “don't care” condition.

Consider first the selection of the two $8K \times 8$ ROMs, occupying from \$00 0000 to \$00 3FFF. The same address lines select both ROMs, as they share identical word address spaces. However, the upper ROM is selected only when UDS* is asserted and the lower ROM when LDS* is asserted. Note that R/W* must be high to select the ROMs.

The RAMs are selected by an address in the range \$00 4000 to \$00 7FFF. As in the case of the ROMs, one is enabled by UDS* and one by LDS*. Now the state of the R/W* line represents a “don't care” condition, as the RAM may be written to or read from.

DTACK* is asserted whenever an address in the range \$00 0000 to \$00 7FFF appears on the address bus. Unfortunately, the FPGA cannot logically OR UDS* and LDS*


Table 5.9 Implementing Figure 5.19 with an 82S103 FPGA

Connections to the FPGA Inputs from a 68000 System																
R/W*	UDS*	LDS*	VMA*	A ₂₃	A ₂₂	A ₂₁	A ₂₀	A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	
FPGA Inputs																
Device	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₀₉	A ₀₈	A ₀₇	A ₀₆	A ₀₅	A ₀₄	A ₀₃	A ₀₂	A ₀₁	A ₀₀
ROMU	1	0	—	—	0	0	0	0	0	0	0	0	0	0	—	—
ROML	1	—	0	—	0	0	0	0	0	0	0	0	0	0	—	—
RAMU	—	0	—	—	0	0	0	0	0	0	0	0	0	1	—	—
RAML	—	—	0	—	0	0	0	0	0	0	0	0	0	1	—	—
DTACK*	—	—	—	—	0	0	0	0	0	0	0	0	0	—	—	—
PERI1	—	—	0	0	1	1	1	1	1	1	1	1	1	1	0	1
PERI2	—	—	0	0	1	1	1	1	1	1	1	1	1	1	1	0
PERI3	—	—	0	0	1	1	1	1	1	1	1	1	1	1	1	1
VPA*	—	—	0	—	1	1	1	1	1	1	1	1	1	1	—	—

internally, and the DTACK* output is not strobed by UDS* or LDS*. External logic must be used to strobe DTACK* with UDS*/LDS*.

The FPGA has 16 inputs, of which 4 are dedicated to control functions. The remaining 12 inputs are connected to address lines A₁₂ to A₂₃ from the 68000 to provide a minimum decoded block size of 2 K-words. Had fewer control lines been decoded by the FPGA, more address lines could have been decoded and the peripheral block sizes reduced. Each peripheral is assigned a 2K block and selected only when LDS* is asserted.

Figure 5.20 FPGA operated as an address decoder



Whenever an odd address in the 8-K-word range \$FF C000 to \$FF FFFF appears on the address bus, the VPA* output of the FPGA is asserted, causing the processor to assert VMA* in turn. The assertion of VMA* is a necessary condition for the selection of the peripherals. Note that VPA* is also asserted by an address in the range \$FF C000 to \$FF C7FF, which is not used in this application.


Figure 5.20 shows how the FPGA, programmed according to Table 5.9, is connected to a 68000 CPU. Of all the address decoders described so far, the FPGA requires least support circuitry.

The circuit of Figure 5.20 assumes that all memory components have access times sufficiently low to operate the 68000 without wait states, and that DTACK* from the FPGA can be connected directly to the 68000's DTACK* input.

Unlike the PROM, the FPGA decodes 16 address lines without requiring an excessive amount of programming. Unfortunately, the FPGA's outputs do not have a logical OR capability with, say, one output being the logical OR of three other outputs. Other programmable logic elements can remedy this situation.

The PLA The *field programmable logic array*, FPLA, was one of the first field programmable logic elements to become widely available. Before we look at this device, it is instructive to examine its near neighbor, the PROM. Figure 5.21 illustrates the logical structure of a PROM. An n -bit input is decoded into one of 2^n values and used to look up an m -bit


Figure 5.21 Logical structure of a PROM



word in a table of 2^n words. The value of each word in the table is programmable by the user. Note that for each of the 2^n possible inputs there is always a corresponding word in the storage matrix.

Figure 5.22 illustrates the PROM's internal gate structure. The n -bit input is decoded into one of 2^n product terms by a fixed array of AND gates. This array is referred to as *fixed*, because it is not programmable by the user. The outputs from the AND gates are fed to OR gates (the storage matrix); for example, in Figure 5.22 the input $A_2, A_1, A_0 = 0, 0, 1$ causes the $A_2^* \cdot A_1^* \cdot A_0$ product term to be asserted, with the result that any connections between this product line and an OR gate force the output of that gate to be true. The OR matrix is user programmable.


Figure 5.22
Structure of a
PROM in terms
of gate arrays



Note: A fusible link connects each product term to one of the 8 inputs of the OR gates.

From the systems designers point of view, the disadvantage of the PROM is its exhaustive storage array. This is often a hindrance simply because every possible product term must have its own storage location, whether or not that product term represents a "don't care" condition. The FPLA remedies this situation.

Figure 5.23 shows the arrangement of an FPLA in terms of gate arrays. This circuit is almost identical to the PROM, except that the n -line-to- 2^n -line decoder has been replaced


Figure 5.23 Structure of the FPLA in terms of gate arrays

by a programmable array of AND gates. Now instead of having 2^n AND gates, each with all product terms in their true or complement forms, there is a vastly reduced number of AND gates whose inputs may be variables, their complements or “don’t care” states. A typical FPLA has 48 AND gates (i.e., 48 product terms) for 16 input variables, compared with the 65,536 required by a 16-input PROM. For example, the 82S100 $16 \times 48 \times 8$ FPLA has 16 inputs, 48 storage locations (i.e., 48 product terms), and 8 outputs.

Because the FPLA has a programmable address decoder implemented by the AND gates, you can create product terms containing between one and n variables in exactly the same way as the FPGA we described earlier. Indeed, if it were not for the OR matrix, the FPLA would be equivalent to the FPGA.

The principal application of the FPLA is in the synthesis of state machines that would otherwise require many random logic components. Generally speaking, the FPLA is not really appropriate as an address decoder, as simpler devices are often adequate. However, its programmable OR matrix can be helpful in OR’ing product terms, as the following example demonstrates.

Figure 5.24
Principle of
the PAL



Suppose we apply a $16 \times 48 \times 8$ FPLA to the example introduced in Figure 5.19 and Table 5.9. We can generate product terms for the selection of the devices as follows:

ROMU:	$P_0 = R/W^* \cdot USD^* \cdot A_{14}^* \cdot A_{15}^* \cdot A_{16}^* \cdot A_{17}^* \cdot A_{18}^* \cdot A_{19}^* \cdot A_{20}^* \cdot A_{21}^* \cdot A_{22}^* \cdot A_{23}^*$
ROML:	$P_1 = R/W^* \cdot LDS^* \cdot A_{14}^* \cdot A_{15}^* \cdot A_{16}^* \cdot A_{17}^* \cdot A_{18}^* \cdot A_{19}^* \cdot A_{20}^* \cdot A_{21}^* \cdot A_{22}^* \cdot A_{23}^*$
RAMU:	$P_2 = UDS^* \cdot A_{14} \cdot A_{15}^* \cdot A_{16}^* \cdot A_{17}^* \cdot A_{18}^* \cdot A_{19}^* \cdot A_{20}^* \cdot A_{21}^* \cdot A_{22}^* \cdot A_{23}^*$
RAML:	$P_3 = LDS^* \cdot A_{14} \cdot A_{15}^* \cdot A_{16}^* \cdot A_{17}^* \cdot A_{18}^* \cdot A_{19}^* \cdot A_{20}^* \cdot A_{21}^* \cdot A_{22}^* \cdot A_{23}^*$
PERI2:	$P_4 = LDS^* \cdot VMA^* \cdot A_{12}^* \cdot A_{13} \cdot A_{14} \cdot A_{15} \cdot A_{16} \cdot A_{17} \cdot A_{18} \cdot A_{19} \cdot A_{20} \cdot A_{21} \cdot A_{22} \cdot A_{23}$
PERI3:	$P_5 = LDS^* \cdot VMA^* \cdot A_{12} \cdot A_{13} \cdot A_{14} \cdot A_{15} \cdot A_{16} \cdot A_{17} \cdot A_{18} \cdot A_{19} \cdot A_{20} \cdot A_{21} \cdot A_{22} \cdot A_{23}$
VPA*:	$P_6 = LDS^* \cdot A_{14} \cdot A_{15} \cdot A_{16} \cdot A_{17} \cdot A_{18} \cdot A_{19} \cdot A_{20} \cdot A_{21} \cdot A_{22} \cdot A_{23}$

These are the seven *product terms* to be programmed into the AND gate array. The eight outputs of the FPLA, D_0 to D_7 , are generated by ORing the product terms. Note that this arrangement supports only two peripherals, because the FPLA has eight outputs as opposed to the FPGA's nine. In this example the sum terms are defined as

CSROMU:	$D_0 = P_0^*$
CSROML:	$D_1 = P_1^*$

CSRAMU:	$D_2 = P_2^*$
CSRAML:	$D_3 = P_3^*$
CSPERI2:	$D_4 = P_4^*$
CSPERI3:	$D_5 = P_5^*$
DTACK*:	$D_6 = (P_0 + P_1 + P_2 + P_3)^*$
VPA*:	$D_7 = P_6^*$

The only advantage exhibited by the FPLA over the FPGA here is that DTACK* is the logical OR of the chip-select outputs of the ROM and RAM. Thus, the FPLA does not generate a DTACK* if a write access is made to a ROM, whereas the FPGA implementation does.

PAL A more recent programmable logic element is the *programmable array logic*, PAL, which is not to be confused with the PLA we discussed earlier. The PAL falls between the simple gate array and the more complex programmed logic array. The PLA has both programmable AND and OR arrays, whereas the PAL has a programmable AND array but a fixed OR array. In short, the PAL is an AND gate array whose outputs are OR'ed together in a way determined by the manufacturer of the device.

Figure 5.24 illustrates the structure of a hypothetical three-input PAL with three outputs. Inputs A_0 to A_2 generate six product terms, P_0 to P_5 . These product terms are, of course, user programmable and may include an input variable in a true, complement or “don’t care” form. The product terms are applied to three two-input OR gates to generate the outputs D_0 to D_2 . Each output is the logical OR of two product terms. Thus, $D_0 = P_0 + P_1$, $D_1 = P_2 + P_3$, and $D_2 = P_4 + P_5$. We have chosen to OR three *pairs* of products. We could have chosen three *triplets* so that $D_0 = P_1 + P_2 + P_3$, $D_1 = P_4 + P_5 + P_6$, etc. In other words, the way in which the product terms are OR'ed together is a function of the device and is not programmable by the user.


Most designers do not require large numbers of sum terms and the PALs absence of a programmable OR array is of little importance. In fact, throughout this section on address decoders, the reader will have observed that few OR expressions have been necessary. As far as address decoding is concerned, OR expressions arise almost exclusively from groups of decoded devices; for example, DTACK* is asserted when any of the memory components decoded by the PAL is accessed. Similarly, VPA* is asserted whenever a peripheral is accessed.

Figure 5.25 gives the details of just some of the PALs now available with active-low outputs. They are designated by number of inputs, output polarity and number of outputs; for example, the 14L4 has 14 inputs and 4 active-low outputs.

Address Decoding Using a Programmable Address Decoder

You can design address decoders with any of the general-purpose programmable devices we have just described. The need for versatile, high-speed address decoders, has led to the introduction of special-purpose programmable address decoders. Figure 5.26 describes the 18N8 address decoder, which is available in a 20-pin package.


The 18N8 has ten dedicated inputs and eight product terms (i.e., outputs). Since the 18N8s *outputs* can be programmed to act as *inputs*, the decoder can be configured as $10 + X$ inputs and $8 - X$ outputs, where $X = 0$ to 7. Actually, X could be 8, but there is not a lot of demand for a logic element without an output. A very important aspect of the 18N8 is its low input-to-output propagation delay of less than 6 ns.

Figure 5.25 Some typical PALs

If you inspect Figure 5.26 you can see that each input/output pin may be programmed to function as a simple output by enabling its output buffer. If the buffer is disabled, the input/output pin may be programmed as an input by multiplexing the input/output pin onto the AND gate array. Finally, if *both* the output buffer and the multiplexer are enabled, the input/output pin acts as an output, which is also fed back into the array. We can generate, say, a product term $I_1 \cdot I_2 \cdot I_3 \cdot I_4$ that is connected to an output pin and also fed back into the array. Consequently, this product term can be used as an *input* to other product terms.

Let's look at an application example of the 18N8. A 68000 system employs DRAM, EPROM, and a block of peripherals. The DRAM is implemented with 16 1-Mbit devices, organized as two arrays each of 1 Mbyte. One array provides the lower byte and is strobed by LDS*, and the other provides the upper byte and is strobed by UDS*. The total size of the DRAM is 2 Mbytes and is to be mapped in the region \$80 0000 to \$9F FFFF. The ROM is implemented with two 128-Kbyte chips in the range \$00 0000 to 03 FFFF. Input/output space occupies the 64-Kbyte range \$FF 0000 to \$FF FFFF.

Figure 5.26
Organization of
the 18N8
programmable
address
decoder




Output buffer programming

Architectural fuse	Operation
Intact	Input (Output buffer in 3-state)
Blown	Output

I/O multiplexer programming

Architectural fuse	Operation
Intact	Output buffer feedback
Blown	Fast feedback (preoutput buffer)



The total number of device selects required by this arrangement is therefore five (i.e., DRAML, DRAMU, ROML, ROMU, and I/O). We can use one of the 18N8's outputs to generate a composite DTACK*, which is asserted whenever a memory component is selected. Accessing I/O space does not cause DTACK* to be asserted, since we assume that each peripheral generates its own DTACK*.

Since an 18N8 has eight programmable input/outputs, and we require six of them as dedicated outputs, a total of 12 inputs are available for address decoding. The next step is to construct an address table for this problem, as follows:

Device	Range	A ₂₃	A ₂₂	A ₂₁	A ₂₀	A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	...	A ₀₁	A ₀₀
ROM	00 0000–03 FFFF	0	0	0	0	0	0	X	X	X	...	X	X
DRAM	80 0000–9F FFFF	1	0	0	X	X	X	X	X	X	...	X	X
I/O	FF 0000–FF FFFF	1	1	1	1	1	1	1	1	X	...	X	X

As you can see, we need to employ address lines A₁₆ to A₂₃ to fully decode each block of memory. Decoding these address lines requires eight inputs, leaving us with four inputs to play with. We can connect two of the remaining inputs to LDS* and UDS* in order to provide upper and lower block selection. The remaining two inputs can be connected to AS* (as a master strobe) and to the 68000's R/W* output to ensure that the ROM is selected only in a read cycle. We can rewrite the address table to include all device selects, AS*, UDS*/LDS*, and R/W*:


		18N8 Inputs															
		I/O1	I/O2	I1	I2	I3	I4	I5	I6	I7	I8	I9	I10	I/O3	I/O4	I/O5	I/O6
Device	Output	AS*	R/W*	UDS*	CDS*	A ₂₃	A ₂₂	A ₂₁	A ₂₀	A ₁₉	A ₁₈	A ₁₇	A ₁₆				
ROML*	I/O5	0	1	X	0	0	0	0	0	0	0	X	X				
ROMU*	I/O6	0	1	0	1	0	0	0	0	0	0	X	X				
DRAML*	I/O3	0	X	X	0	1	0	0	X	X	X	X	X				
DRAMU*	I/O4	0	X	0	X	1	0	0	X	X	X	X	X				
I/O*	I/O7	0	X	X	0	1	1	1	1	1	1	1	1				
DTACK	I/O8	X	X	X	X	X	X	X	X	X	X	X	X	1	1	1	1

Note that pins I/O3 to I/O6 appear twice in the table. They appear once because these pins provide four memory device-select outputs. They appear again because they are fed back into the array as inputs to generate the composite DTACK. Since the 18N8 cannot generate sum terms, we are forced to generate DTACK by NANDing the four outputs. If the 18N8 is programmed so that $DTACK = (DRAML.DRAMU.ROML.ROMU)^*$, the DTACK output is low when none of these devices is selected. If one of the devices is selected, the corresponding output goes low and DTACK goes high. Consequently, the DTACK output of the 18L8 is active-high and must be connected to the 68000's

DTACK* input via an inverter. The structure of the address decoder using the 18L8 is given in Figure 5.27.

Now that we have covered the address decoder, we are going to look at the static RAM in more detail than we did in Chapter 4.

Figure 5.27
Using the 18N8
programmable
address
decoder



5.3

DESIGNING STATIC MEMORY SYSTEMS

In this section we are going to look at the semiconductor components used to store programs and data in a microcomputer. We use the word *semiconductor* to distinguish between the fast chips that store or retrieve information in a time comparable with the cycle time of a processor and the much slower electromechanical memories such as disks or tapes operating at speeds many orders of magnitude lower than semiconductor memories.

Although memory components perform no arithmetic or logical operations on the data they store and play a passive role in a computer, they have played a most active role in the development of microprocessor systems. The relationship between the microprocessor and its memory is analogous to that between an automobile and the highways. The active element (processor or automobile) is useless without its resources (memory or highways). In the last two decades, memory technology has advanced more than microprocessor technology. Of course, microprocessors are much more powerful than they were, but not too long ago 1024-bit memories were the state of the art, while today 64-Mbit memories are rolling off the production line. Less than a decade has seen four orders of magnitude improvement in the density of memory components. It is doubtful whether Intel would call their Pentium microprocessor 10,000 times more powerful than their 8080A, or Motorola their 68060 microprocessor 10,000 times more powerful than their 6809. Not only has the capacity of memory components increased dramatically, but significant improvements have been made in their speed, their ease of use, and their power consumption.

Advances in memory technology are not important merely because they have allowed larger programs to be run on microprocessors; they have paved the way for the new generation of 32-bit microprocessors. In the early days of the 8-bit microprocessor, most programs were written in assembly language. Although this approach suited tiny programs, tightly coded programs with limited memory, or optimized code, it is not suited to most of today's applications. Modern programs are often very large, and the techniques used to create assembly language programs are no longer appropriate.

Programmers now rely heavily on high-level languages, choosing wherever possible the best language for the job. This approach requires large memories to hold the source program, compiler, operating system, and other software tools.

Although low-cost memory has made possible large microprocessor systems, you can still design modest systems with relatively little memory. By developing software on a large system and transferring the object code to the target system, you can construct dedicated computers with the minimum memory needed to carry out their intended functions. Small memory makes economic sense in embedded systems.


**CMOS Static
Random Access
Memory
Characteristics**

When a microprocessor system is used as a general-purpose digital computer, the bulk of the memory is likely to be read/write random-access memory, because a wide range of different programs are run on the computer. When a microprocessor is dedicated to a specific task such as a chemical process controller, much of the immediate access memory is likely to be implemented as read-only memory, because the application-oriented program is never altered. The microcomputer designer must decide how the read/write RAM is to be implemented; for example, should it be implemented with static or with dynamic RAM?

Static read/write RAM is often the designer's first choice, because it is much easier to use than dynamic memory, DRAM. Unlike dynamic memories, static memories do not require any action to be taken to periodically refresh their contents; nor do they require the address multiplexing circuitry peculiar to dynamic memory.

The basic structure of a NMOS static-memory cell is given in Figure 5.28. This cell requires *six* transistors to store a single bit of information. As we shall see later, a dynamic memory cell stores data as an electrical charge on the internal capacitance of a *single* transistor and, therefore, requires fewer transistors per cell than static memories. A static memory requires approximately four times as many components per cell as a dynamic memory. Consequently, a given area of silicon can store four times as much data in a DRAM as in a static RAM.

Figure 5.28
Structure of a
static RAM
memory cell




The preceding remarks tell us that the designer has the choice between low-cost, high-density dynamic RAM with its more complex control circuitry, and expensive static RAM, which is easier to use. In any situation the designer must weigh all the relative merits of both systems.

Memory Configuration

The *capacity* of a memory expresses the number of bits it contains. The organization of a memory is defined as the number of locations times the number of bits per location; this product is, of course, the memory's capacity. Although the width of a memory element is limited only by the available number of pins, memories are normally, 1 bit, 4 bits, 8 bits, or 16 bits wide. Eight-bit memories are sometimes called *byte-wide*.

Systems designers do not lose a lot of sleep when deciding whether to choose 1- or 8-bit-wide chips. A simple rule of thumb is, if it is possible to use 1-bit-wide components, then do so. Suppose that a microcomputer has 1 M-word of RAM implemented with 8-Mbit chips. The designer must use the arrangement of Figure 5.29—the 8-Mbits chips are arranged as $1\text{M} \times 8$ bits. The address bus is connected to the 20 address inputs of both chips in parallel, so that when an 8-bit location is addressed in one chip, the corresponding location is addressed in the other. Bits D_0 to D_7 from the low-order chip

Figure 5.29
 $1\text{M} \times 16\text{-bit}$
 memory
 organization
 with
 $1\text{M} \times 8$ chips



are connected to bits D_{00} to D_{07} of the data bus, and bits D_0 to D_7 of the high-order chip are connected to bits D_{08} to D_{15} .

Now consider the design of a 4-M-word (i.e., 8-Mbyte) memory. The designer may select either 16 $4\text{M} \times 1$ chips, or 16 $512\text{K} \times 8$ chips. Although the outcome is nominally the same, Figures 5.30 and 5.31 show the results of using $4\text{M} \times 1$ and $512\text{K} \times 8$ chips, respectively. In Figure 5.30 all the memory components' address lines are connected in parallel to the address bus. Each memory component contributes one data line, which is connected to the appropriate line of the system data bus.

Figure 5.30
 Memory
 organization 1:
 $4\text{M}\text{-words} \times 16$
 bits with
 $4\text{M} \times 1$ chips





Figure 5.31 Memory organization 2: 4 M-words \times 16 bits with 512K \times 8 chips

In Figure 5.31 the chips are arranged as eight pairs with one member of the pair connected to data lines D_{00} to D_{07} of the system data bus and the other connected to data lines D_{08} to D_{15} . The 19 address inputs to each of the RAMs are connected to address lines A_{01} to A_{19} from the 68000's address bus to select one of 512 K-words in a pair of RAMs. Because only 19 of the 68000's 23 address lines take part in the selection of a location within a memory device, address lines A_{20} , A_{21} , and A_{22} are decoded into one of eight lines, each of which selects one of the eight pairs of RAMs. That is, the 8-Mbyte memory space has been partitioned into eight blocks of 1 Mbyte, and a decoder is used to distinguish between blocks.


Clearly, the arrangement of Figure 5.31 is inferior to that of Figure 5.30, because extra logic is required without providing any added benefit whatsoever. There are yet another two reasons why 4M \times 1 chips beat 512K \times 8 chips. The 4M \times 1 chip requires 22 address pins and 1 data pin, whereas a 512K \times 8 chip requires 19 address lines and 8 data pins—byte-wide chips are therefore physically larger and take up more board space than bit-wide chips.

The arrangement of Figure 5.30 loads each data line from the system bus with just one data input/output connection to a RAM chip. However, in Figure 5.31 each line from the data bus is connected in parallel to the corresponding data pin of each of the eight pairs of 512K \times 8 RAM. This arrangement represents an eightfold increase in data bus loading and reduces the noise immunity of the data bus.

Characteristics of a Typical CMOS Memory Component

Today's memory devices are normally implemented with CMOS technology that has the highly desirable property of consuming very little power. In fact, CMOS devices are not quite as frugal with power as some believe. A CMOS logic element consumes an appreciable amount of power only when it changes state, so that the power consumption rises with the rate at which a system is clocked. However, when idle, a CMOS component

Figure 5.32 Details of the 6246 512K × 8-bit CMOS RAM



consumes an amazingly tiny amount of power, making it possible to operate CMOS memories from small batteries when the prime source of power (i.e., the public electricity supply) is interrupted.

We are not going to spend a lot of time describing the CMOS static RAM in detail, because we have already dealt with its read and write cycle timing in Chapter 4. We will describe a modern high-performance device and then look at the power-down characteristics of CMOS.

Figure 5.32 provides details of the MCM6246 $512\text{K} \times 8$ bit memory. Instead of presenting the chip's pinout, its interface circuit details, and its timing information in three separate figures, we have combined all the important information in one diagram. The 68000 microprocessor is on the left-hand side and the 6246 RAM on the right-hand side. We have also included the logic required to generate the RAM's chip select and WE* (write enable) inputs. Between the CPU and the RAM, we have included the appropriate signals together with their relevant timing parameters. All parameters are those appropriate to the RAM. Note that in order to deal with both the read and write timing diagrams without ambiguity, we have replicated the data bus and the 68000's R/W* line.


CMOS Memory and Battery Backup

CMOS read/write memories consume little power when active (typically 200 mW). However, they can also operate in a *standby mode* at a power level of 0.1 mW that comes into operation when the V_{cc} supply voltage is reduced from 5 V to no less than 2.0 V. This standby mode allows you design computers that retain data in battery-backed RAM when the system is not connected to the line supply.

Let's look at the characteristics of the 6264 $8\text{K} \times 8$ CMOS RAM. When its supply voltage, V_{cc} , is reduced to no less than 2.0 V, and it is deselected with either CS1* at no less than 0.2 V below V_{cc} , or CS2 at no more than 0.2 V above ground, the 6264 enters its power-down mode. When powered down, the 6264 consumes less than $50\text{ }\mu\text{A}$ through its V_{cc} pin. Such a low current can readily be supplied by a small on-board battery. Figure 5.33 describes how the memory enters its standby mode when V_{cc} goes low and it is deselected by CS1* going high—we must conform with this sequence if data is not to be lost.

In order to put the 6264 into a power-down mode safely, CS1* must first rise to at least 2.2 V to deselect the RAM while V_{cc} is at its nominal 5.0 V level. The V_{cc} supply

Figure 5.33
Low V_{cc} data
retention
waveform
controlled
by CS1*



may then be reduced to its data retention value of 2.0 V minimum. Figure 5.33 shows that the signal level on CS1* must track V_{cc} as it falls, and CS1* must not drop below $V_{cc} - 0.2$ V during this process. When $V_{cc} = 2.0$ V, the memory is in its power-down mode consuming no more than 250 μ W. To bring the memory out of its power-down mode, V_{cc} must be returned to its normal value of 5 V. During this transition, CS1* must track V_{cc} up to at least 2.2 V. Once V_{cc} has settled, the chip can be accessed after a period equal to its read cycle time.

In theory, the power-down mode of this and other CMOS memories is quite unremarkable. In practice, entering the power-down mode can be a bit of a nightmare, because three problems arise in the design of battery backed-up, or *nonvolatile*, CMOS read/write memories: the *switchover* from V_{cc} to its standby value, the control of chip-select or write enable during this time, and the control of the memory's other inputs (i.e., address lines) while the system is in standby mode. These problems are dealt with later in this section. First we must look at the power supply requirements of CMOS memories.

The designer of battery backed-up CMOS memory has to choose a battery to supply the standby power. This choice can be difficult, because several types of battery are available, and several considerations are involved in the design of a standby power supply. Apart from cost and physical size, the four most important parameters affecting the selection of a battery are its type, its *capacity* (measured in ampere-hours), its *temperature range*, and its *self-discharge* current.


Batteries fall into two categories: *primary* and *secondary*. A primary battery delivers its current, becomes exhausted, and is thrown away. A secondary battery is rechargeable and can be topped up whenever necessary. Popular primary cells employ carbon-zinc, alkaline, silver oxide, mercury, or lithium-iodine chemistry. Typical secondary cells employ lead-acid, nickel-cadmium, nickel hydride, or lithium ion chemistry. Battery backup systems often employ secondary cells rather than nonrechargeable primary cells. One reason for this is a characteristic of all cells, called *self-discharge*, which means that cells gradually discharge even though no current is being drawn from their terminals. Cells have a finite shelf-life beyond which they cannot be relied upon. However, the lithium-iodine primary cell has a negligible self-discharge current, remaining active for at least ten years. Moreover, the lithium-iodine battery is less affected by temperature than other types, and can operate over the range of -54 to 74°C .

Storage cells are frequently the designer's first choice, as they can be recharged from the line power supply while the system is running. Until recently, the nickel-cadmium cell was generally preferred because it is not expensive, it does not contain a spillable liquid like some lead-acid cells, it is available in small sizes suitable for direct mounting on printed circuit boards, and its output voltage is constant as it is discharged. A single nickel-cadmium cell has an output of 1.2 V, so two or three cells must be connected in series to provide the 2.4 V or 3.6 V standby voltage.

Unfortunately, nickel-cadmium cells have a high self-discharge current of approximately 1 percent per day at 15°C , to as much as 8 percent per day at 50°C . Unless the cell is fully charged when a power failure occurs, its useful life may be severely limited. Furthermore, the self-discharge current limits the time for which the system can be operated before the battery must be recharged. Nickel-cadmium cells also suffer from a property called the *memory effect*. If a cell is often partially discharged and then recharged, it eventually becomes impossible to fully discharge it. The Ni-Cad's successor, the nickel hydride cell, does not suffer from the memory effect.

Figure 5.34 describes this simplest battery backup circuit, where a single diode, D1, is placed between the system power supply and the CMOS backup power supply. When the anode of diode D1 is at 5 V, it conducts, providing a CMOS V_{cc} and a charging current to the nickel-cadmium battery. The resistor, R_c , in series with the battery, limits the charging current. It is recommended that nickel-cadmium batteries be charged at a current of $C/10$, where C is the capacity of the cell in ampere-hours. If a battery has a capacity of 100 mA-h, the charging current should be 10 mA. The charging resistor is given by $10(V_{cc} - V_{bat})/C$. Two 1.2-V cells in series with 100 mA-h capacity require a current limiting resistor of $10(5 - 2.4)/0.1 = 260 \Omega$.

Figure 5.34 Single-diode battery isolation



If the main supply in Figure 5.34 falls, diode D1 becomes reverse biased and ceases to conduct. Now the CMOS V_{cc} is supplied by the battery. The simple scheme of Figure 5.34 presents a potential difficulty. In normal operation the TTL and NMOS V_{cc} supply are both 5 V. The CMOS supply is $(5 - V_d)$, where V_d is the voltage drop across the diode, which is approximately 0.6 V for a silicon diode. Consequently, CMOS V_{cc} is 4.4 V. Since the CMOS memory is driven by TTL-level signals, an input may exceed the CMOS V_{cc} (i.e., 4.4 V) and damage the CMOS device. A voltage higher than V_{cc} at the input of a CMOS device forward biases bipolar junctions within the chip, causing very high values of I_{cc} to be drawn.

Figure 5.35 provides a possible solution to this problem. A second diode is placed in series with the V_{cc} supply to TTL and NMOS devices, which causes TTL V_{cc} and CMOS V_{cc} to track each other and prevents the TTL V_{cc} from rising appreciably above the CMOS V_{cc} . This circuit requires a 5.6-V supply to allow for the 0.6-V drop across D2. Unfortunately, many microprocessor systems provide only a 5-V supply. The circuit of Figure 5.35 could be used if the diodes were germanium types rather than silicon. A germanium diode has a forward voltage drop of only 0.2 V, so that a system supply of 5 V would be suitable. Alas, a germanium diode has an appreciable leakage current when it is reverse biased. The period for which a battery can back up the main supply is reduced, as some current will flow from the battery through the reverse-biased diode to ground.

Figure 5.36 provides another battery backup circuit, where a PNP transistor, T2, supplies the CMOS V_{cc} in normal operation. When T2 is conducting, the voltage across it is 0.2 V, and the CMOS V_{cc} closely matches the TTL V_{cc} . If the main supply fails, transistor T1 is turned off, turning off T2 and permitting the battery to supply the CMOS

Figure 5.35
Dual-diode
battery isolation




Figure 5.36 Isolation of the battery by a transistor circuit





Figure 5.37
Input circuit of a
CMOS gate



V_{cc} . The circuits described in Figures 5.34 to 5.36 automatically solve the CS1*: V_{cc} tracking problem if CS1* is pulled up to V_{cc} (standby) during the power-down, standby, and power-up modes.

Designers of battery backed-up CMOS memories must pay careful attention to the state of the CMOS inputs device when it is powered-down. Figure 5.37 shows a typical

CMOS input stage. Components D1, D2, and R form a protective network designed to eliminate the CMOS circuit's susceptibility to static electricity and do not affect the circuit under normal operation. The key to CMOS's low power consumption can be found in the p-type and n-type metal oxide transistors in series (T1 and T2, respectively, in Figure 5.37). As only one transistor in the pair is in the on-state (i.e., conducting) at a time, no direct path exists between V_{cc} and ground, apart from a tiny leakage current through the off-transistor.

If the input to a CMOS gate is allowed to float, it may settle at a level midway between V_{cc} and ground and turn on both the p-channel transistor and the n-channel transistor simultaneously. Under these circumstances a direct path exists between V_{cc} and ground, and an appreciable current can flow through both output transistors in series. Although this current is not large by the standards of microcomputer systems, it can be a magnitude or two greater than the V_{cc} power-down current taken by the memory component.

You can eliminate floating inputs by careful attention to the interface between the memory chip and the rest of the system. CMOS inputs must either be pulled up to the CMOS V_{cc} or down to ground. Some authorities suggest that CMOS inputs should have pull-up resistors to V_{cc} or pull-down resistors to ground to prevent any inputs floating while the system is powered-down. Unlike standard TTL, the outputs of some low-power Schottky devices are low impedance when V_{cc} is grounded. Consequently, if LSTTL gates drive CMOS inputs, pull-up resistors must not be used; otherwise a current will flow through them and the LSTTL driver from V_{cc} to ground when the system is powered-down. Equally, pull-down resistors are not needed, as the LSTTL outputs automatically pull the CMOS input down to ground level.


If you can guarantee that the low-power Schottky logic driving the CMOS chip has a low impedance output when its $V_{cc} = 0$ V, then it is an excellent driver for all the CMOS inputs that may safely be in a low state during the power-down mode. Of course, the RAM's active-low chip-select input cannot be driven by LSTTL. The RAM's write enable input should be pulled up during the power-down mode. This is not essential if the RAM's active-low chip-select is pulled up, but it is a wise precaution.

Figure 5.38 gives the circuit diagram of an $8K \times 16$ -bit memory using two 6264s. Address and data lines are buffered by four LS TTL buffers operating from the TTL V_{cc} supply. The two CS1* inputs are derived from CS* and the UDS*/LDS* strobes as in any other 68000-based system. Normally, OR gates would be used to generate these functions, but as there is no OR gate with open-collector outputs available, NAND gates with inverted inputs are used to achieve the same effect. Similarly, the write enable inputs of the memories are driven by a NAND gate with an open-collector output. All TTL gates are driven from the TTL V_{cc} supply.

When the system is powered-down, all address and data inputs are clamped at a low level by the LS TTL bus drivers. The outputs of the open-collector gates are pulled up to V_{cc} CMOS by the resistors, making it impossible to corrupt data. When power is re-applied to the system, the write-enable and CS1* inputs automatically track V_{cc} CMOS as it rises toward V_{cc} TTL.

During the power-down mode, the current supplied by the battery drives the memory components and provides leakage currents through the decoupling capacitor C, the reverse-biased diode, and the outputs of the open-collector gates. The current taken by the memories is typically 1 μ A to 50 μ A. Power drain can be minimized by using a tantalum low-leakage capacitor and a low-leakage silicon diode.

Figure 5.38 CMOS memory module backed up by battery




Note: PD* = power_down*
(low when V_{cc} below nominal value)

The leakage-current into the open-collector gates is somewhat higher; a maximum value of 100 μA is quoted for LS TTL gates. The maximum current supplied by the battery is approximately $3 \times 100 \mu\text{A} + 2 \times 50 \mu\text{A} = 400 \mu\text{A}$. A PCB-mounting Ni-Cad with a capacity of 100 mA-h should be able to supply this current for 250 hours, or over 10 days.

Figure 5.39 shows the active-high CS2 input of the memories connected to V_{cc} CMOS. This input can also be used to force a power-down mode when V_{cc} TTL falls. In Figure 5.39 a CMOS operational amplifier controls CS2. The CMOS operational amplifier is powered from V_{cc} CMOS. The level at the inverting input is given by $V_{cc} \text{ TTL} [R_2 / (R_1 + R_2)]$, and the level at the noninverting input by $V_{cc} \text{ CMOS} (R_4 / (R_3 + R_4))$. The resistors are selected to make the non-inverting input more positive than the inverting input. In normal operation V_{cc} TTL is equal to V_{cc} CMOS, and the op-amp's output is driven high to enable CS2. When V_{cc} TTL falls, the output of the op-amp drops to 0.1 V and disables the memory components. Because the ICL7611 CMOS op-amp

Figure 5.39
Controlling the
6264's CS2
input by a
CMOS op-amp



has an output slew-rate of only $0.016 \text{ V}/\mu\text{s}$ when operated at $10 \mu\text{A}$, CS2 will not reach its inactive level for approximately 300 ms.

EPROM

The erasable and programmable read-only memory is a nonvolatile memory component that can be programmed and reprogrammed by the user with low-cost equipment. Unlike most static and dynamic memory components, EPROM is invariably *byte-organized* and is available with capacities of about $256\text{K} \times 8$ bits.


EPROMs store programs and data that are never, or only infrequently, modified. An alternative to the EPROM is the *mask programmed ROM*, which is cheaper than the EPROM in large volume production but cannot be reprogrammed and is not used unless the scale of production is sufficient to absorb the initial cost of setting up the mask.

EPROMs are found mainly in embedded systems where they hold firmware, in palm-top computers where they hold the operating system and system software, and in bootstrap loaders in general-purpose digital systems. Embedded systems put programs in EPROM, as disk-based storage is not cost-effective. A general-purpose system requires sufficient EPROM to hold the bootstrap loader that reads the operating system from disk.

The EPROM is useful when developing a microprocessor system because a program can be developed on one computer, stored in EPROM, and then plugged into the system under development.

Characteristics of EPROM Figure 5.40 illustrates an EPROM memory cell consisting of a single NMOS field effect transistor. A current flows between the V_{ss} and V_{dd} terminals through a positive channel. By applying a charge to a gate electrode, the current flowing in the channel can be turned on or off. A special feature of the EPROM is the *floating gate*, which is insulated from any conductor by means of a thin layer of silicon dioxide—an almost perfect insulator. By placing or not placing a charge on the floating gate, the transistor can be turned on or off to store a 1 or a 0 in the memory cell.

Figure 5.40
Structure of
an EPROM
memory cell



If the floating gate is entirely insulated, how do we get a charge on it? The solution is to place a second gate close to the floating gate but insulated from it. By applying typically 12–25 V to this second gate, some electrons cross the insulator and travel to the floating gate. EPROMs are not programmed in their normal operating environment, but are plugged into a special-purpose EPROM programmer. EPROMs require non-TTL voltages during programming, and their write cycle times are much longer than read cycle times.

Another reason for programming EPROMs in special-purpose equipment is due to their method of erasure. Once an EPROM has been programmed, you can remove the charge trapped on the floating gates only by exposing the chips surface to ultraviolet (UV) light. The EPROM chip is mounted behind a transparent window made of quartz, because glass is opaque to UV. To erase the EPROMs data, you unplug it and place it under a UV lamp. As you have to unplug the EPROM to erase it, putting it in a special programmer creates no further hardship.

The pinout of EPROMs has been standardized, and many EPROMs fall into one of two groups—the 25-series or the 27-series. 27-series EPROMs are often preferred because they are compatible with the pinout of typical byte-wide static RAMs. Boards can easily be designed with sockets that support either RAM or EPROM chips.

Figure 5.41 gives the pinout of some EPROMs. The pinouts are arranged so that equipment can be designed to accommodate different EPROM capacities by modifying jumpers on a PCB. For example, a 24-pin 2732 4K × 8 EPROM will fit in a 28-pin socket wired for a 2764 8K × 8 EPROM with minimal effort. The 2732 is plugged in so that its pin 12 (ground) is in the pin 14 position in the 28 pin socket. Pin 26 on a 2764 is marked NC (not connected) in Figure 5.41 and is connected to +5 V to become the 2732's V_{cc} supply.

Using an EPROM is simplicity itself. Figure 5.42 gives the timing diagram of a 27C010 128K × 8 EPROM, and Figure 5.43 shows how two 27C010s are connected to a 68000. An address is applied to the 27C010's seventeen address inputs, CS* is asserted, and OE* is forced active-low when R/W* is high. We could strap OE* to ground, as the data output buffers are also enabled by OE*. Remember that some CPUs use OE* to avoid data bus contention. The only two considerations in the design of EPROM memories are the access time calculation and the danger of data bus contention.

Figure 5.41 Pinout of some 27- and 25-series EPROMs





Figure 5.42
Read cycle
timing diagram
of an EPROM




Symbol	Parameter	27C010-90	27C010-200
t_{ACC}	Address valid to output valid	90 maximum	200 maximum
t_{CE}	CS* low to output valid	90 maximum	200 maximum
t_{OE}	OE* low to data bus floating	40 maximum	50 maximum
t_{DF}	OE*/CE* high to data bus floating	35 maximum	55 maximum

Some EPROMs are slower than static RAM and have access times of 200 to 450 ns from address valid to data valid. Consequently, the EPROM's device select signal must be delayed and returned to the 68000 as DTACK*. The CMOS 27C010 is a fast CMOS device with a access times of 90 to 200 ns.

Note that some EPROMs have relatively long values of OE* high (or CS* high) to data bus floating. A typical value is 80 to 150 ns, which means that the EPROM continues to drive the data bus well into the next cycle. Care should be taken to avoid any other device driving the data bus until this time has elapsed.

Wordwide EPROM Eight-bit EPROMs made it very easy to design 8-bit microprocessor systems with a minimum chip count, since the width of the EPROM matches that of the processor's data bus. The introduction of modern 16- and 32-bit microprocessors make it impossible to put a monitor or bootstrap loader in a single EPROM. Some processors like the 68008 have a 16-bit internal architecture but use an 8-bit data bus and can therefore be interfaced to a byte-wide EPROM. The 68020 has a 32-bit data bus but is still able to use byte-wide EPROMs because of its dynamic bus-sizing mechanism, which we described in Chapter 4.


Microprocessors with 16-bit data buses and no bus-sizing mechanism must use two byte-wide EPROMs, side by side, to create a 16-bit memory. Designing systems with pairs of EPROMs presents no insurmountable difficulty, but programming them can be moderately irritating. You have to create a binary file of the program to be *burnt* into the

Figure 5.43 Connecting a 27C010 EPROM to a 68000 CPU

EPROMs, split the file into two parts, one containing even bytes and the other odd bytes. Then you have to program two 8-bit EPROMs, one with the even bytes and one with the odd bytes. Finally, the two EPROMs have to be plugged into the target system (taking care not to switch them over). Many microprocessor development systems and EPROM programmers designed for 16/32-bit processors provide all the facilities needed to divide a program between two (or even four) EPROMs.


Some semiconductor manufacturers have produced a range of 16-bit or *wordwide* EPROMs to simplify the design of 16-bit systems. A typical CMOS word-wide EPROM, the 27C220, has a capacity of 2 Mbits and is internally arranged as 128K × 16 bits. Figure 5.44 illustrates the pinout of a 27C220, which is available with an access time of 150 ns.

Figure 5.44 The 27C220 128K × 16-bit wordwide EPROM



How can we use a 16-bit wide EPROM in a byte-oriented 68000 system that employs two data strobes, one to access the upper byte and one to access the lower byte? Figure 5.45 describes an interface between the 27C220 and a 68000. As you can see, it is indeed impossible to read a single byte from the EPROM. All accesses are wordwide (even if the 68000 reads just a single byte), and the EPROM is enabled by the assertion of either UDS* or LDS*. If the 68000 reads the byte on D₀₀ to D₀₇ by asserting LDS*, it does not matter that the upper byte is placed also on D₀₈ to D₁₅ (which is ignored by the 68000 during byte accesses). Similarly, reading the upper byte on D₀₈ to D₁₅ also puts the low order byte on D₀₀ to D₀₇ (which is ignored by the 68000).


Programming EPROMs As we have already stated, EPROMs are not programmed in their target systems but are first removed and erased under a UV light source (which takes about 20 minutes). Then they must be programmed in an EPROM programmer, which is usually a general-purpose commercial EPROM programmer. After discussing how conventional EPROMs are programmed, we introduce two special classes of EPROM device that are well suited to programming inside the target system (the flash memory and the EEPROM).

Figure 5.45 Using the worldwide EPROM

Note: V_{pp} and PGM^* may be 0 V or 5 V during a read cycle.

Let's examine how you program a 27C220 EPROM. You should note that the way in which an EPROM is programmed varies from device to device, and several algorithms have been developed to reduce the time taken to program modern high-density chips.

Figure 5.46 describes the interface between the 27C220 and the EPROM programmer and provides the timing diagram for a write cycle. The 27C220 EPROM is programmed by first applying the appropriate data to its data pins and the address of the location to be written to its address pins. Its V_{pp} pin is raised to 12.75 V, a low level applied

Figure 5.46 EPROM write interface and timing diagram

to its CE^* pin, a TTL high level is applied to its OE^* pin, and a low level applied to its PGM^* pin (the program pin). Note that this EPROM is programmed with the voltage at its V_{cc} pin raised from the normal TTL-compatible 5 V level to 6.25 V.

As you can see from Figure 5.46, the 27C220's write cycle looks like that of a static RAM. However, the EPROM's write cycle timing parameters are far longer than those of a static RAM. These parameters illustrate another reason why EPROMs are not normally programmed in their target machines. You should also appreciate that the voltage applied to the V_{pp} pin during programming varies from device to device. First-generation devices often required a V_{pp} of 21 V.

The very nature of an EPROM (i.e., its isolated floating gate separated by a very thin insulator), makes it sensitive to excessive voltages at its V_{pp} pin. You can easily damage an EPROM permanently by exceeding its maximum V_{pp} voltage. Manufacturers recommend that the V_{cc} pins of EPROMs should be decoupled by a 4.7- μF capacitor for every eight devices and that a 0.1- μF ceramic capacitor be connected between each V_{cc} pin and ground. These capacitors prevent the V_{cc} voltage from drooping when the short high-current pulse is taken during programming (when the programming is actually done on the card).

If you look at the timing diagram of Figure 5.46 again, you will see that it also includes a read cycle after the write cycle. The read cycle verifies that the data has really been stored.

Yesterday's EPROMs had relatively small capacities, and after first erasing them, they were programmed simply by writing the appropriate data to each location in turn. If you were to take the same approach with today's large EPROMs, it would take forever to program a high-capacity chip (since each write cycle would have to be long enough to ensure correct programming in the worst case). Semiconductor manufacturers have developed algorithms that permit the programming of their EPROMs to be speeded up by a factor of one hundred or so. The algorithm uses a short programming pulse, which is repeated until the data has been correctly written into a given location.

Figure 5.47 illustrates a typical programming algorithm. The write pulse has a duration of 100 μs , and after each write cycle, the data is read back. If the data has been correctly stored, the next location is programmed. If it has not been stored, another attempt at writing is made. Programming attempts are cumulative, as each write pulse injects more charge onto the floating gate. In this example, the maximum number of attempts is set to 25. If the data has not been correctly stored after 25 pulses, the device is deemed faulty.

Flash EEPROM


The EPROM that has been widely used since the 1970s suffers from two limitations. You have to take the EPROM out of its target system to erase it, and you have to use non-TTL voltages to program it. Semiconductor manufacturers have developed devices that overcome the EPROM's limitations. One device closely related to the EPROM is the *flash EEPROM* (the acronym EEPROM indicates *electrically erasable* PROM) that can be erased electrically without the need for a UV source.

Figure 5.48 illustrates the structure of a conventional EPROM memory cell together with the corresponding cell of a flash EEPROM. You might be forgiven for asking what the difference between these two devices is. The difference lies in the thickness of the insulating layer (silicon oxynitride) between the floating gate and the surface of the MOS transistor. The insulating layer of a conventional EPROM is about 300 Å thick, whereas a flash EEPROM's insulating layer is only 100 Å thick. Note that 1 Å = 1×10^{-9} m.

When a conventional EPROM is programmed, the charge is transferred to the floating gate by an *avalanche effect* that causes electrons to burst through the oxynitride insulating layer. These electrons are sometimes called *hot electrons* because of their high levels of kinetic energy (i.e., speed). The charge on the floating gate is removed during erasure by UV light, which gives the electrons enough energy to cross the insulating layer.


A flash EEPROM is programmed in exactly the same way as an EPROM (i.e., by hot electrons crashing through the insulator). However, the insulating layer in a flash EEPROM is so thin that a new mechanism can be used to transport electrons across it when the chip is erased. This mechanism is known as *Fowler-Nordheim tunneling* and is a quantum mechanical effect. When a voltage in the range of 12 to 20 V is applied across the insulating layer, electrons on the floating gate are able to tunnel through the layer, even though they do not have enough energy to cross the barrier. Indeed, an electron on one side of the barrier (i.e., the insulating layer) *disappears* and *reappears* on the other side of the barrier. Quantum mechanical effects often defy what we call common sense. Erasing a flash EEPROM takes about one second.

Figure 5.47
Typical EPROM
programming
algorithm



Flash EEPROMs have a separate V_{pp} pin to supply the high voltage required for programming, exactly like conventional EPROMs, although the high voltage at the V_{pp} pin can be present at all times. You don't have to turn V_{pp} off when the device is not being programmed. If the V_{pp} pin is left open or connected to ground, the flash memory behaves exactly like a conventional EPROM (i.e., you can only read from it).

Figure 5.48
Structure of
EPROM and
flash EEPROM
memory cells



The internal organization of flash EEPROMs makes it impossible to erase individual cells (i.e., bits). You must erase either all the data or a sector. A flash EEPROM is divided into sectors with a capacity of typically 1024 bytes. Some devices let you erase a sector or the whole memory, and others permit only a full chip erase.

The flash EEPROM runs off a 5-V and a 12-V supply, is electrically erasable and reprogrammable, and is just a little more expensive than the UV-erasable EPROM. It cannot be programmed, erased, and reprogrammed without limit. Repeated write and erase cycles eventually damage the very thin insulating layer. Some first-generation flash EEPROMs are guaranteed to perform only 100 erase/write cycles, although devices are now available with lifetimes of at least 10,000 cycles. These are *guaranteed* figures, and a more realistic value is probably an order of magnitude greater. That does not mean, of course, that you should design a system that attempts to perform more than the guaranteed number of write cycles.

In the early 1990s, flash EEPROM found its niche as a means of storing firmware and data that had to be updated occasionally in situ. Flash EEPROMs are available with the same density as EPROMs, but are more expensive than EPROMs, because their die size is 20 percent larger than an EPROM of the same capacity. Flash EEPROMs are cheaper than the pure EEPROMs described later.

The behavior of a flash EEPROM in a read cycle is exactly like that of an EPROM. Figure 5.49 provides the pinout and read-cycle timing details of a 1-Mbit flash EEPROM.

Flash EEPROMs are programmed in much the same way as the EPROMs we described earlier and even employ similar programming algorithms to EPROMs to speed up programming. Their interface to the system is like that of a static RAM, and they have a conventional WE^* (active-low write-enable) input. Figure 5.50 illustrates the write cycle timing diagram of a flash EEPROM. Note that the write cycle time, t_{WC} , is very long—over 100 μs . Such a long cycle time does not place an undue burden on the systems designer, because the flash EEPROM has an on-chip timer and associated control circuits that automatically ensure the appropriate signal delays without the use of external hardware. In other words, you treat the flash EEPROM like a static RAM, begin a write cycle, and then the device itself completes the cycle.


When a byte is written to a flash EEPROM, it is internally latched and the host processor is free to continue other operations while the memory completes its internal

Figure 5.49
Pinout and read
cycle timing
of a 1-Mbit
flash EEPROM

Pin names


A_0-A_9	Column address input
$A_{10}-A_{16}$	Row address input
CE^*	Chip enable
OE^*	Output enable
WE^*	Write enable
I/O_{0-7}	Data input (write) output (read)
N.C.	No internal connection
V_{pp}	Write/erase input voltage

Dual-in-line
top view



Symbol	Parameter	E48F010 -200		Unit
		Min.	Max.	
t_{RC}	Read cycle time	200		ns
t_{AA}	Address to data		200	ns
t_{CE}	CE^* to data		200	ns
t_{OE}	OE^* to data		75	ns
t_{DF}	OE^*/CE^* to data float		50	ns
t_{OH}	Output hold time	0		ns


Read timing



operations. A byte is written to the device and the write operation repeated, typically, ten times before the data is read back and verified. Although flash EEPROMs require no special external hardware to support them, they do require careful attention to the way in which they are accessed (read, write, and erase). Some flash EEPROMs can be programmed a byte at a time, whereas others require an entire sector (e.g., 1024 bytes) to be written in one operation.

Figure 5.50
Write cycle
timing of a
flash EEPROM

Symbol	Parameter	48F010 –200		Unit
		Min.	Max.	
t_{PS}	V_{pp} setup time	2		μs
t_{VPH}	V_{pp} hold time	250		μs
t_{CS}	CE* setup time	0		ns
t_{CH}	CE* hold time	0		ns
t_{OES}	OE* setup time	10		ns
t_{OEH}	OE* hold time	10		ns
t_{AS}	Address setup time	20		ns
t_{AH}	Address hold time	100		ns
t_{DS}	Data setup time	50		ns
t_{DH}	Data hold time	0		ns
t_{WP}	WE* pulse width	100		ns
t_{WC}	Write cycle time	100	150	μs
t_{AR}	Write recovery time		1.5	ms



Like the EPROM, all the bytes of a flash EEPROM are set to \$FF when it is erased. Note that the *erase interface* (software and hardware) of flash EEPROMs varies from manufacturer to manufacturer. For example, all the bytes of a SEEQ 47F010 1-Mbit flash EEPROM are erased simultaneously, whereas the SEEQ 48F010 can be programmed either to perform a chip erase or a sector erase on 1024 bytes. An Intel 28F010, like the SEEQ 47010, has only a chip-erase mode. Some flash EEPROMs permit the

programming voltage, V_{pp} , to remain at +12 V at all times, but others require that V_{pp} be reduced to +5 V to carry out certain operations. The clear message here is that flash EEPROMs have not yet reached the same level of standardization as EPROMs.

Consider the erase mode of a SEEQ 48F010, which is initiated by writing a special code byte \$FF to *any* location in the sector to be erased. Think about it. Since all cells contain \$FF after the EEPROM has been erased, there is never any reason to write \$FF to a cell. Consequently, writing the *dummy code* \$FF to a memory cell is used to trigger a sector erase. However, the sector erase does not take place until a delay of about 200 μ s has elapsed. If another write operation takes place within this 200- μ s guard band, the sector erase is aborted. An abort mechanism avoids an accidental sector erase, should the value \$FF appear in the stream of bytes being written to the flash EEPROM. The sector erase algorithm can be written in pseudocode as

```
Module Sector_erase
    Set  $V_{pp}$  = +12 V
    FOR I = 1 TO 10
        Wait 2  $\mu$ s
        Write $FF to any location in the sector
        Wait 500 ms
    END_FOR
    Wait 250 ms
    Verify erasure
End Sector_erase
```

The *entire* SEEQ 48F010 can be erased by first writing any data value to any address with V_{pp} set to +5 V or less (this is called a *chip erase select operation*), setting V_{pp} to +12 V, waiting a delay, writing \$FF to any location, and waiting a further delay. This process is repeated 24 times. The 48F010's chip erase algorithm can be expressed in pseudocode form as

```
Module Chip_erase
    FOR I = 1 TO 24
        Set  $V_{pp}$  = +5 V
        Write $FF to any address
        Set  $V_{pp}$  = +12 V
        Wait for 2  $\mu$ s
        Write $FF to any address
        Wait for 500 ms
    END_FOR
    Wait for 250 ms
    Verify all bytes = $FF
End Chip_erase
```

An Intel 28F010 128K \times 8-bit flash EEPROM operates in a rather different way to the 48F010. The 28F010 employs a *command register* to initiate the various operations that can be carried out by the chip. The command register is accessed by executing a write operation to any location within the device. You program the 28F010 to perform a particular operation by first writing the appropriate command code to the command register and then performing the intended operation. Some of the command codes are illustrated below:

Operation	Command Code
Read memory	\$00
Read device code	\$90
Set up erase	\$20
Erase verify	\$A0
Set up program	\$40
Program verify	\$C0
Reset	\$FF

Writing the code \$00 to the 28F010 puts it in its normal read-mode. Once \$00 has been written, the flash EEPROM is available for read cycles until it receives another command. The 28F010 automatically loads the read command into its control register during the V_{pp} power-up phase.

The *read device code* command is carried out by writing \$90 to the command register and then reading the contents of locations \$00 and \$01. Location \$00 returns the manufacturer's code and \$01 the device code. This mechanism makes it possible to identify a flash EEPROM automatically. The SEEQ 48F010 has a similar (but less convenient) identification mechanism, called *silicon signature*, that is activated by elevating the voltage at the A_9 pin to 12 V.

The 28F010 is fully erased by first writing \$20 to its command register to trigger a *setup erase command*. This command is followed by a second write of \$20. As in the case of the 48F010, the 28F010 uses a double write mechanism to reduce the danger of an accidental erase operation. Of course, an erase operation is not possible unless V_{pp} is raised to its high level (i.e., 12 V).

The *setup program* operation prepares the 28F010 for programming. After \$40 has been written into the command register, the next write operation stores the data on the data bus in the location on the address bus. Once a byte has been written, the *program verify* command is used to read back the data. That is, you load \$C0 in the command register and then read the byte just programmed. When the byte is read back during a program verify operation, it is the last byte programmed; the contents of the address bus are ignored during a program verify. Note that you must perform a verify operation after you write a byte—the verify command is not optional.

The *reset command*, which is initiated by writing \$FF to the command register, aborts any write or erase operations. You cannot read the memory again until you have issued a read command. We can express the 28F010's programming algorithm in pseudocode form as

```
Module 28F010_program
    Set  $V_{pp}$  to +12 V
    REPEAT
        Write_attempts = 0
        REPEAT
            Write_attempts := Write_attempts + 1
            Write set up command {write $40}
            Write the data to appropriate address
            Wait 10  $\mu$ s
```

(program continued)


```

Write program verify command {$C0}
Wait 6  $\mu$ s
Read data from device
UNTIL Data valid OR Write_attempts = 25
IF Write_attempts = 25 THEN EXIT to ERROR
Select next address
UNTIL device programmed
Set  $V_{pp}$  to +5 V
End 28F010_program

```

Using Flash EEPROMs It is not difficult to use a flash EEPROM, as long as you pay careful attention to the specific software required to perform read and write operations. Figure 5.51 illustrates a possible interface between a SEEQ 48F010 128-Kbyte flash

Figure 5.51
Circuit of
interface
between a
68000 and a
flash EEPROM



EEPROM and a 68000 microprocessor. The 48F010 supports a sector-erase and a sector-write mechanism (i.e., you cannot write a single byte).

As you can see from Figure 5.51, the 48F010 looks to the processor very much like any other EPROM. We have employed a *switchable* V_{pp} supply (taken from SEEQ Tech Brief 29) for three reasons. The first is that some flash EEPROMs require V_{pp} to be reduced to V_{cc} for certain operations. The second is that turning off V_{pp} makes it impossible to accidentally erase a flash EPROM. Finally, the specifications sheets of some flash EEPROMs state that V_{pp} should not be set to 12 V until after V_{cc} has become established.

The V_{pp} supply of Figure 5.51 is derived from a +12.5 V source and fed to the flash EEPROM's V_{pp} pin via transistor switch T_1 . When the control signal, $V_{pp}ON$, is high, transistor T_2 is turned on and a current flows through the chain R_2 , R_3 , T_2 , and ZD_2 . The 3.6 V zener diode between T_2 's emitter and ground ensures that T_2 cannot be turned on until its base rises to over approximately 4 V. When T_2 is turned on, the current flowing through R_2 forward biases the base-emitter junction of T_1 , causing T_1 to turn on and provide the flash EEPROM with V_{pp} at 12.5 V (less T_1 's collector-emitter saturation voltage).

The function of capacitor C_1 is to smooth the rise and fall of V_{pp} . Resistor R_1 provides a discharge path for C_1 when V_{pp} is turned off.

When $V_{pp}ON$ is forced low, both T_1 and T_2 are turned off and the 12.5-V supply removed from the V_{pp} terminal. Since the V_{pp} terminal is connected to 5 V via diode D_1 , which becomes forward biased when V_{pp} drops below 5 V, the voltage at the V_{pp} terminal does not fall below about 4.4 V.

We can erase a sector of the 48F010 and then rewrite it by means of the following algorithm, expressed in pseudocode. As you can see, the sector is erased 24 times and then verified. The sector is written seven times and then verified. If a faulty byte is found during verification, it is rewritten five times. If, after six cycles of verification, all bytes have not been correctly written, the device is assumed to be faulty.

Module 48F010_sector_erase_write_algorithm

```

Set  $V_{pp}$  to 12 V
Wait 2  $\mu s$ 
FOR I = 1 TO 24 {perform 24 sector erases}
    Write $FF to any address in sector
    Wait 500 ms
END_FOR
Wait 250 ms
Success = true
FOR I = 0 TO 1023 {Verify sector erase}
    IF Sector(I)  $\neq$  $FF THEN Success = false
END_FOR
IF Success = false THEN EXIT_fail
Set  $V_{pp}$  to 12 V
Wait 2  $\mu s$ 
FOR I = 1 TO 7 {perform seven sector writes}
    FOR J = 0 TO 1023 {write a sector}
        Write bytej to addressj
        Wait 75  $\mu s$ 
    END_FOR

```

(program continued)


```

END_FOR
Wait 1.5 ms

FOR I = 1 TO 6 {perform six sector verifies}
  Verify = true
  FOR J = 0 TO 1023 {read and verify a sector}
    IF bytej not correctly written THEN
      Verify = false
      FOR K = 1 TO 5
        Rewrite bytej
        Wait 75 μs
      END_FOR
      Wait 1.5 ms
    END_FOR
  IF Verify = true THEN EXIT_success
END_FOR
EXIT_fail
End 48F010_sector_erase_write_algorithm

```

Note that the delays in the above algorithm are normally provided in software by the writer of the algorithm.

The EEPROM

The electrically erasable and reprogrammable ROM is similar to its cousin, the flash EEPROM. In fact, the major difference between the EEPROM and the flash EEPROM is that the flash EEPROM uses Fowler-Nordheim tunneling to erase data and hot electron injection to write data, whereas pure EEPROMs use the tunneling mechanism to both write and erase data. Table 5.10 illustrates the difference between the three programmable devices we have discussed in this section.

Table 5.10 EPROM differences

Device	EPROM	Flash EEPROM	EEPROM
Normalized cell size	1.0	1.0–1.2	3.0
Programming mechanism	Hot electron injection	Hot electron injection	Tunneling
Erase mechanism	UV light	Tunneling	Tunneling
Erase time	20 minutes	1 s	5 ms
Minimum erase	Entire chip	Entire chip (or sector)	Byte
Write time (per cell)	< 100 μs	< 100 μs	5 ms
Read access time	200 ns	200 ns	35 ns

EEPROMs (or E²PROMs as they are sometimes called), are more expensive than flash EEPROMs and generally have smaller capacities. The size of the largest state-of-the-art flash memory is usually four times that of the corresponding EEPROM. Modern EEPROMs do run from single 5-V supplies and are rather more versatile than flash EEPROMs. Like the flash memory, they are *read-mostly* devices, with a lifetime of 10,000 erase/write cycles. EEPROMs have access times as low as 35 ns but still have long write cycle times (10 ms).

We will now discuss the operation of a second generation EEPROM, the 1024-Kbit 28C010. The term *second generation* indicates a high-density, single 5-V, high-

functionality device (in contrast with first-generation EEPROMs). Since EEPROMs use a tunneling mechanism to write data, a write cycle takes longer than one involving hot electron injection. Some EEPROMs require that their control signals be active for the duration of the write cycle, thereby increasing the complexity of the interface. The 28C010 has an on-chip timer that takes care of all timing during write and erase operations.

A 28C010 read cycle is exactly like that of any other EPROM. An address and data is applied to the chip, it is enabled (CE^* low), its output enable (OE^*) is asserted low, and its write enable (WE^*) is negated high. The 28C010-120 has an access time of only 120 ns from address valid.


The 28C010 automatically performs a byte-erase operation before a new byte is written. Consequently, the 28C010 looks exactly like a static RAM as far as the programmer is concerned (since you do not have to erase data before writing it). A byte is written by providing the chip with an address and data, asserting CE^* and WE^* , and negating OE^* . Since the 28C010 latches its inputs during a write cycle, the processor interface must provide a stable address on the falling edge of the WE^* or CE^* inputs (whichever goes low last) and valid data on the rising edge of CE^* or WE^* (whichever goes high first).

If you attempt to perform a read access to the 28C010 after a write cycle has begun but before it has been completed, the EEPROM returns the complement of bit d_7 of the *last* byte written (irrespective of the location being read). This behavior means that you can confirm that a byte has been written by reading it back (i.e., data polling) until the value of d_7 returned is the same as that stored. Figure 5.52 illustrates the read and write cycle timing diagrams of the 28C010 together with an interface to the 68000.

The 28C010 uses a 128-byte *page buffer* to speed up average write times. You write to any of the 128 bytes on the page selected by address lines A_7 – A_{16} . If you load bytes into the page buffer with a delay of no longer than 200 μ s between consecutive bytes, the 28C010 saves them in its page buffer and does not store them in its array. Once the page buffer has been loaded with 1 to 128 bytes and a delay of over 200 μ s has elapsed, the contents of the buffer are copied into the array.

The 28C010 demonstrates an interesting development in memory technology—the *intelligent memory*. By *intelligent* we mean the ability of a memory to perform operations other than simple read and write cycles. For example, you can force the 28C010 into a read-only mode to prevent accidental or malicious reprogramming (or even erasure during a faulty power-up or power-down sequence). As in the case of the flash EEPROM, the intelligent mode is activated by means of a sequence of operations that are highly unlikely to occur in practice. Several bytes must be loaded into certain locations with less than a 200- μ s delay between consecutive loads, if the command is to be recognized. For example, the 28C010 is taken out of the read-only mode and put into its read-only mode by executing the following sequences:

Activate Read-Only Mode	Deactivate Read-Only Mode
1. Write \$AA to address \$5555	1. Write \$AA to \$5555
2. Write \$55 to address \$2AAA	2. Write \$55 to \$2AAA
3. Write \$A0 to address \$5555	3. Write \$80 to \$5555
	4. Write \$AA to \$5555
	5. Write \$55 to \$2AAA
	6. Write \$20 to \$5555



Other operations controlled by writing special sequences to the EEPROM are chip erase (i.e., the operation that erases the entire contents of the chip) and disable auto-erase (i.e., the automatic erase that takes place before each byte is written). These facilities can speed up the average operation of the chip by reducing the write cycle time.

The use of special data sequences to force a memory to carry out certain operations is an interesting trend. There is nothing to stop a designer building any arbitrary level of intelligence into a memory. For example, you could design a memory that would look for the occurrence of a certain string within its contents. But you must be careful not to trigger any of these control sequences by accident. You might argue that the probability of writing three specific bytes to three specific addresses occurring randomly is 1 in $(2^8 \times 2^{16})^3 = 1$ in 2^{72} , which is an unimaginably small value. I would be worried about flying in an aircraft controlled by such a memory. Imagine that, due to congestion, air traffic control asked a pilot to carry out a long series of maneuvers and that this series triggered a memory's auto-erase function.

Although flash EEPROMs need a high voltage to induce the tunneling required to erase data stored on the floating gate, some manufacturers supply devices that operate from a single 5 V supply. The required high voltage is generated on-chip by an oscillator and a charge-pump.

5.4

DESIGNING DYNAMIC MEMORY SYSTEMS

In this section we are going to look at how *dynamic* memory operates, the problems inherent in the design of a dynamic memory system, and the way in which dynamic memory components can be interfaced to a 68000-based microcomputer. My favorite comment on dynamic memory was made by L. T. Hauck in *Byte* (July 1978): “What’s the difference between static RAM and dynamic RAM? Static RAM works and dynamic RAM doesn’t!” Perhaps the answer should have been, “Static memory works on its own—dynamic memory has to be made to work for you.”

Dynamic read/write RAM (DRAM) is available in a number of different formats like its static counterpart. In 1990, the preferred dynamic memory was organized as $1\text{M} \times 1$ bits, although $256\text{K} \times 1$ -bit chips were still in use. During 1990 the $4\text{M} \times 1$ and $1\text{M} \times 4$ parts were finding their way into the newer and more sophisticated microcomputers. $16\text{M} \times 1$ DRAMs were the standard component by the mid-1990s, and the $64\text{M} \times 1$ DRAM took over in the late 1990s.

Dynamic memory stores information as an electrical charge on a capacitor forming the inter-electrode capacitance of a metal oxide field-effect transistor. The capacitor is not perfect, but is leaky, and the charge held on it is gradually lost. Consequently, some mechanism is needed to periodically restore the charge on the capacitor before it leaks away. This mechanism is called *refreshing* and has to be performed at least once every 16 ms for a 4-Mbit chip. Some DRAMs have a refresh period of 2 ms, and some have a much longer refresh period of 128 ms.

Semiconductor manufacturers have argued, quite rightly, that putting high density memory chips in physically large packages is irrational because it defeats the object of producing compact memory modules. A $1\text{M} \times 1$ RAM requires 20 address lines ($2^{20} = 1\text{M}$), so you might expect a DRAM to have at least 20 address pins, 2 power supply pins, 1 chip select, 1 R/W*, and 1 data pin, or at least 25 pins in all, which would require a 28-pin package taking up a nominal $1.4 \times 0.6 = 0.84$ in² of board space.

The majority of dynamic memories save address pins by using a *multiplexed address bus*, so that a 20-bit address (for a 1M chip) is fed in as two separate 10-bit values, reducing the address bus requirement to 10 pins but requiring two *strokes* or clocks to latch the address. The RAS* (row address strobe) latches the 10-bit row address, and then the CAS* (column address strobe) latches the 10-bit column address. Address multiplexing and the control of RAS* and CAS* strokes are done off-chip with logic supplied by the user. A 1M dynamic RAM can fit into a 18-pin package, taking up a board space of approximately $0.9 \times 0.3 = 0.27 \text{ in}^2$. The size of DRAM memories has been further reduced by putting, for example, nine surface mount DRAM chips on a single small PCB carrier to create a complete memory module (e.g., $8\text{M} \times 9 \text{ bits}$). Nine bits provide an 8-bit data byte plus a single parity bit.

Figure 5.53 gives the internal arrangement of a $1\text{M} \times 4\text{-bit}$ dynamic memory and Figure 5.54 its pinout. This device is available in either a 0.350-in-wide J-lead small out-line package or a 0.1 in. zig-zag in-line package (ZIP), as opposed to the DIP package of earlier and smaller DRAMs. Modern packaging permits the design of very high-density memories. Data within the chip is stored in four $1024\text{-by-}1024\text{-bit}$ arrays, each of 1,048,576 bits. We cannot delve into the DRAMs internal operation, as its circuitry is so complex, but it is worthwhile making a few comments about the nature of DRAM. Early DRAMs required *three* power supplies of +12, +5, and -5 V. The +12 V supply was necessary to achieve clock pulses of adequate amplitude within the chip, and the -5 V provided the substrate bias. Today's DRAMs operate from the system V_{cc} supply alone.

Figure 5.53
Internal
arrangement of
a typical
 $1\text{M} \times 4 \text{ DRAM}$





Figure 5.54
Pinout of
a typical
 $1\text{M} \times 4$ DRAM



Dynamic memories still need a negative V_{bb} supply, but they now derive it on-chip from an internal V_{bb} generator.

DRAMs suffer from the so-called *alpha-particle problem*. The capacitor that stores each bit is exceedingly tiny (both electrically and physically). An alpha particle (i.e., a helium ion) passing through a memory cell can cause sufficient ionization to corrupt the stored data. The alpha particle creates a *soft error*, because the cell has lost its stored data but has not been permanently damaged. Alpha-particle contamination comes largely from the encapsulating material. Semiconductor manufacturers have attempted to minimize the problem by careful quality control of the material used to encapsulate the chip. You cannot, however, reduce the soft-error rate to zero.

One approach to soft error control is to build memory arrays that can detect, or even detect and correct, soft errors. As long as soft errors are relatively infrequent, this approach yields a very large meantime between undetected soft errors. Error detection and correction is not yet performed inside the memory components and must be provided by the memory systems designer. A typical single-error-correcting and double-error-detecting 8-bit memory requires the storage of an additional five check bits per byte (i.e., each byte is stored as a 13-bit word). The extra 5 bits are a function of the 8 data bits and are used to correct any single-bit error in the stored word. We return to the topic of error correction in Chapter 7.

Dynamic RAM Timing Diagram


We now examine the timing diagram of a typical DRAM and its specification sheets. The purpose of this exercise is to enable engineers to design memory modules using DRAM chips.

Few things in the known universe are more terrifying than the timing diagram of a dynamic RAM. Not only does this diagram (in fact there are several diagrams) look hopelessly complex, it is peppered with masses of parameters (the 514400 has about 60 parameters). The best way of approaching the dynamic RAM timing diagram is to strip it of all but its basic features. Once this simplified model has been digested, fine details can be added later.

Dynamic Memory Read Cycle


Figure 5.55 presents a simplified read-cycle timing diagram of a DRAM. In order to put this diagram into context, Figure 5.56 shows the organization of a 1-M-word by 16-bit memory constructed from sixteen $1\text{M} \times 1$ chips (we could have used four $1\text{M} \times 4$ chips). The ten address inputs A_0 to A_9 of each of the 16 DRAMs are connected to the ten outputs of the address multiplexer, MPLX. The inputs to the address multiplexer are A_{01} – A_{10} (the row address) and A_{11} – A_{20} (the column address) from the 68000. Assume that when MPLX is low the *row* address is selected, and when high the *column* address is selected. Remember that A_{01} – A_{23} from the 68000 select one of 2^{23} word addresses and the two data strobes, LDS* and UDS*, select the lower or upper (or both lower and upper) bytes of the word addressed by A_{01} – A_{23} . Consequently, A_{01} from the 68000 is connected to A_0 at the memory.

Figure 5.55
Basic read
cycle timing
diagram of a
dynamic RAM



DRAMs organized as n bits \times 1 often have separate data-in (D_i) and data-out (D_o) pins (see Figure 5.56). You can strap these together and treat the pair as a single bidirectional data line. Alternatively, they can be used to provide entirely separate data-in and data-out buses to reduce the effects of bus contention in high-speed systems.

Some $1\text{M} \times 4$ -bit DRAMs do not have the luxury of separate data-in and data-out pins and employ an output enable pin, G^* , to switch on the data bus drivers in a read cycle. The G^* input behaves exactly like an EPROM's output enable, OE^* , pin and is asserted in a read cycle to enable the device's output buffers. $4\text{M} \times 1$ DRAM's do not have a G^* input, since they have separate data input and data output pins. For the purpose of our description of the operation of DRAMs, we can forget about the G^* pin, as it would normally be connected to R/W^* from the 68000 via an inverter.

Figure 5.56 Arrangement of a 1-M-word by 16-bit dynamic RAM module

Note: A minimal DRAM module contains three elements: the DRAM array itself, an address multiplexer, and a memory array timing control circuit that controls the multiplexer and generates RAS* and CAS* from the CPU's own timing signals. The timing control circuit also generates the DTACK* handshake. Byte/word control is not included here. Byte/word control is implemented by negating RAS* or CAS* to the byte you are not accessing.

Four signals in Figure 5.56, $MPLX$, RAS^* , CAS^* , and W^* , control the operation of the memory system. The timing-control module must furnish these signals from the available system control signals. In other words, the design of the timing-control module will vary from one microprocessor system to another, as each processor has its own unique control signals. The system of Figure 5.56 is simplified in two ways. We have not provided the byte/word control required by the 68000, and no facilities for refreshing the dynamic memory are available yet.

We will illustrate the dynamic memory timing diagram with a typical device, the 514400-10, a 100-ns component. A read cycle in Figure 5.55 lasts from A to E, and has a minimum duration of t_{RC} , the *read cycle time*. The minimum value for t_{RC} is given as 180 ns. Unlike the static memory with its equal cycle and access times, the dynamic memory has a much longer cycle time (180 ns) than its access time (100 ns). The designer of a DRAM system cannot, therefore, begin the next access as soon as the current one has been completed. This restriction arises because the dynamic memory performs an internal operation, known as *pre-charging*, between accesses.

The first step in a read cycle is to provide the chip with the lower-order bits of the CPU address on its ten address inputs, A_0 to A_9 . Then, at point A, the row address strobe, RAS^* , is brought active-low to latch the row address into the chip's internal latches. Once the row address has been latched, the low-order address from the processor is redundant and is not needed for the rest of the cycle. Contrast this with the static RAM, which requires that the address be stable for the entire read or write cycle.


The ten higher-order address bits from the CPU are then applied to the address inputs of the memory, and the column address strobe (CAS^*) is brought active-low at point B to latch the column address. Now the entire 20-bit address has been acquired by the memory and the contents of the system address bus can change, since the DRAM has captured the address.

Once CAS^* has gone low, the addressed memory cell responds by placing data on its data-output terminal, allowing the CPU to read it. At the end of a read cycle, CAS^* returns inactive-high, and the data bus drivers are turned off, floating the data bus. RAS^* and CAS^* may both go high together or in any order. It does not matter which goes high first as long as all other timing requirements are satisfied. To make our explanation of the DRAM more tractable, we will break it up into its component parts, beginning with a discussion of the role of the address pins.

Address Timing Details of the DRAM's address timing requirements are given in Figure 5.57, which is just an enlargement of the address bus timing in Figure 5.55. In fact, the timing requirements of a DRAM's address bus are effectively the same as those of a typical latch. The row address must be stable for a minimum of t_{ASR} seconds (i.e., row address setup time) *before* the falling edge of the RAS^* strobe. As the minimum value of t_{ASR} is quoted as 0 ns, the row address has a zero setup time and does not have to be valid prior to the falling edge of RAS^* . In the worst case, it must be valid coincident with the falling edge of RAS^* . After RAS^* has gone low, the row address must remain stable for t_{RAH} seconds, the row address hold time, before it can change. The hold time is 15 ns minimum and restricts the time before which the column address may be multiplexed onto the chip's address pins.

Once the row address hold time has been satisfied and the column address multiplexed onto the memory's address pins, CAS^* may go low. The column address setup time, t_{ASC} , is quoted as 0 ns minimum; that is, CAS^* may go low at the *same* time that

Figure 5.57
Details of
the address
timing of a
dynamic RAM



Mnemonic	Signal Name	Value (ns)
t_{RCD}	Row to column strobe lead time	25–75
t_{ASr}	Row address setup time	0 minimum
t_{RAH}	Row address hold time	15 minimum
t_{ASC}	Column address setup time	0 minimum
t_{CAH}	Column address hold time	20 minimum

Note: The row address must be valid from t_{ASr} seconds *before* the falling edge of the row address strobe and remain valid t_{RAH} seconds *after*, the falling edge of the column address strobe. The minimum time between the falling edge of RAS* and the falling edge of CAS* is t_{RCD} which is made up of the row address hold time, the multiplexer switching time, and the column address setup time.


the column address becomes valid. After CAS* has gone active-low, the column address must be stable for a further t_{CAH} seconds, the column address hold time, before it may change. Once t_{CAH} (20 ns minimum) has been satisfied, the address bus plays no further role in the current access.

An important parameter in Figure 5.57 is t_{RCD} , the *row to column strobe lead time*. For the 514400-10, the minimum value of t_{RCD} is quoted as 25 ns and the maximum value as 75 ns. You should appreciate that the limiting values of t_{RCD} are not fundamental parameters of the memory—they are derived from other parameters. The minimum value of t_{RCD} is determined by the row address hold time plus the time taken for the address from the multiplexer to settle, plus the column address setup time.

The maximum value of t_{RCD} is a *pseudomaximum*. This value is not a maximum determined by the device, but a maximum that, if exceeded operationally, extends the access time of the memory. We will return to this point later.

Data Timing Having latched an address in the DRAM by asserting RAS* and CAS* in turn, data appears at the chip's data pin as depicted in Figure 5.58. Only RAS*, CAS*, G*, and the data signals are included in Figure 5.58 for clarity. We assume that R/W*

Figure 5.58
Data access
timing of a
DRAM in a
read cycle



Mnemonic	Signal Name	Value (ns)
t_{RCD}	Row to column strobe lead time	25–75
t_{CAC}	Access time from column address strobe	25 maximum
t_{RAC}	Access time from row address strobe	100 maximum
t_{OFF}	Output buffer turn-off time	0–20
t_{GA}	Output buffer turn-on time	20 maximum
t_{GZ}	Output buffer turn-off time	20 minimum

Note: In a read cycle, data becomes valid not more than t_{CAC} seconds after the falling edge of CAS* and not more than t_{RAC} seconds after the falling edge of RAS*. At the end of a cycle, the data bus buffer is turned off no later than t_{OFF} seconds after the rising edge of the first of RAS* or CAS*. Since the 514400-10 has an output enable pin, G*, data bus drivers can be turned on and off in a read cycle by asserting and negating G*, respectively. If G* is asserted throughout the read cycle, the data bus buffers are turned on and off by the assertion and negation of CAS* just like any other DRAM.

is high for the duration of the read cycle and the address setup and hold times, and all relevant parameters have been satisfied.

Following the falling edge of RAS*, the data at the data pin is valid no later than t_{RAC} , the access time from row address strobe. This time is, of course, the quoted access time of the chip and is 100 ns for a 514400-10. However, in the world of the dynamic RAM, all is not so simple. The row access time is achieved only if other conditions are met, as we shall see.

The column address strobe serves two functions: It latches the column address that interrogates the appropriate column of the memory array, and it turns on the data output buffers. After the falling edge of CAS*, data is not available for at least t_{CAC} seconds, the access time from CAS* low. The maximum value of t_{CAC} is 25 ns.

Let's return to the pseudomaximum value of t_{RCD} (the row to column strobe lead time). Accessing data in a DRAM is a two-part process: accessing the cell's row and accessing its column. If CAS* goes low at the minimum time after the falling edge

of RAS* (i.e., $t_{\text{RCD}} = 25 \text{ ns}$), data will appear at the data-out pin no later than $t_{\text{RCD}} + t_{\text{CAC}} = 25 \text{ ns} + 25 \text{ ns} = 50 \text{ ns}$ later. At this time, the data is not guaranteed to be valid, as the minimum value of t_{RAC} (i.e., 100 ns) has not been met. However, once t_{RAC} has been satisfied, the data will be valid.

Now suppose that the falling edge of CAS* is delayed beyond the maximum quoted value of t_{RCD} . Say that CAS* is asserted 90 ns after RAS*. The data will not be valid until $t_{\text{RCD}} + t_{\text{CAC}} = 90 \text{ ns} + 25 \text{ ns} = 115 \text{ ns}$ later. This value exceeds t_{RAC} by 15 ns.

You can now see why the maximum value of t_{RCD} quoted in data sheets is a pseudo-maximum. This value is not a maximum determined by the memory, but rather is a limit that, if exceeded operationally, throws away access time. There is little point in buying an expensive 50-ns chip and then degrading its access time to 90 ns by a careless design that exceeds the maximum value of t_{RCD} .


The relationship between $t_{\text{RCD}}(\text{maximum})$, t_{RAC} , and t_{CAC} is: $t_{\text{RCD}}(\text{maximum}) = t_{\text{RAC}} - t_{\text{CAC}}$.

When CAS* goes high at the end of a read cycle, the data bus drivers are turned off and the bus floats t_{OFF} seconds later ($t_{\text{OFF}} =$ output buffer turn-off delay). The maximum value of t_{OFF} is 20 ns. RAS* does not play any part in the ending of a read (or write) cycle. RAS* may be negated before or after CAS* as long as its timing requirements are met.

DRAMs with an output enable pin, G*, in addition to RAS* and CAS* strobes, require G* to be asserted to turn on the data bus buffers in a read cycle. Data is placed on the data bus no later than t_{GA} seconds after G* goes active low, and the data bus is floated no later than t_{GZ} seconds after G* goes inactive high. You can also permanently tie G* to ground and use CAS* to turn on and off the data bus drivers.

W* Timing Like most read/write memory the DRAM has an active-low W* input that is asserted during a write cycle. In a read cycle, W* remains inactive-high. The read cycle timing diagram of the DRAM's W* input is given in Figure 5.59. As you can see,

Figure 5.59
Read cycle
timing diagram
of the W*
input of a
dynamic RAM




Mnemonic	Name	Value (ns)
t_{RCS}	Read command setup time	0 minimum
t_{RCH}	Read command hold time	0 minimum

this is a very simple diagram that reveals that W^* must be high at least t_{RCS} seconds before the falling edge of CAS^* and remain high until at least t_{RCH} seconds after the rising edge of CAS^* . Both t_{RCS} and t_{RCH} are quoted as 0 ns minimum, which means that W^* must be high for a read cycle the entire time that CAS^* is low. Since members of the 68000 family ensure that R/W^* is high very early in a read cycle and remains high until the following cycle, this DRAMs W^* timing caused the designer no problems in a read cycle.

RAS* and CAS* Timing The final aspect of the DRAM’s read cycle timing diagram we have to consider is given in Figure 5.60 and concerns the timing requirements of the row and column address strobes, RAS^* and CAS^* . The RAS^* and CAS^* clocks are responsible for controlling internal operations within the chip, as well as the more mundane tasks of latching addresses and controlling three state buffers. Although Figure 5.60 looks rather complex with its eight parameters, it is entirely straightforward. Basically, Figure 5.60 illustrates the maximum and minimum times for which RAS^* and CAS^* must be high and low and the relationship between RAS^* and CAS^* .

Figure 5.60
Timing diagram
of the RAS^* and
 CAS^* strobes



Mnemonic	Name	Value (ns)
t_{RC}	Random access cycle time	180 minimum
t_{RAS}	Row address strobe pulse width	100–10,000
t_{RP}	Row address strobe precharge time	70 minimum
t_{CSH}	CAS^* hold time	100 minimum
t_{RCD}	Row to column strobe lead time	25–75
t_{RSH}	RAS^* hold time	25 minimum
t_{CAS}	Column address strobe pulse width	25–10,000
t_{CRP}	Column to row strobe precharge time	10 minimum

A fundamental parameter of Figure 5.60 is t_{RC} , the *read cycle time*—the minimum time that must elapse between successive memory cycles. This time is quoted as 180 ns for the 514400-10, which has a 100-ns read access time. Cycle time must therefore be taken into account when designing DRAM systems. For example, if a microprocessor has a 150-ns cycle time, this dynamic RAM cannot operate without the insertion of wait


states, even if the DRAM's 100-ns read access time is more than adequate. Interestingly, the value of 180 ns for t_{RC} is the minimum value necessary for reliable operation over the device's full temperature range of 0°C to 70°C. If the ambient temperature were guaranteed always to be lower than 70°C, the value of t_{RC} would be improved as the device slows with increasing temperature.

The RAS* strobe must be asserted for at least t_{RAS} seconds (the row address strobe pulse width) during each read access. This has a minimum value of 100 ns and a maximum value of 10,000 ns. The maximum value is related to the need to refresh the device and creates no problems, as it is many times longer than a microprocessor's read cycle. The only danger in a 68000 system would arise if DTACK* were not asserted in a read cycle. The processor would hang up with RAS* held low, and the DRAM's data would eventually be lost. You can avoid this situation by asserting BERR* to force a bus error after a suitable timeout.

After RAS* has been negated, it must remain high for at least t_{RP} seconds, the *row address strobe precharge time*. Precharge time is a characteristic of dynamic memories

Figure 5.61

Full timing diagram of a DRAM read cycle



Note: G* is available only on certain DRAMs.

and relates to an operation internal to the chip. The minimum value of t_{RP} is 70 ns, and no maximum value is specified, subject to the constraint that the memory periodically needs refreshing. The final constraint on the timing of RAS* is its hold time with respect to CAS*, t_{RSH} . RAS* must remain low for at least t_{RSH} seconds after CAS* has been asserted. The RAS* hold time is quoted as a minimum of 25 ns.


The column address strobe timing requirements are analogous to those of the row address strobe. CAS* must be asserted for no less than t_{CAS} seconds (25 ns), it must be negated for at least t_{CRP} seconds (10 ns) before the falling edge of the next RAS* clock, and it must be asserted for at least t_{CSH} seconds (100 ns) measured from the falling edge of the current RAS* clock.

The full read cycle timing diagram of a 514400-10 dynamic memory is given in Figure 5.61 so that all the points discussed so far may be related to each other.

Dynamic Memory Write Cycle

A DRAM's write cycle timing diagram is rather more complex than the corresponding read cycle diagram, because stringent requirements are placed on both its W* and data inputs. Having already worked through the read cycle timing diagram, we do not need to go through the same material again. Figure 5.62 gives the full timing diagram of a


Figure 5.62 Timing diagram of a DRAM in a write cycle



514400 $1\text{M} \times 4$ DRAM during a write cycle. This write cycle is called an *early write cycle*, because the DRAM's W^* input is asserted before CAS^* goes low (i.e., early in a write cycle). We describe the early write cycle here since it most closely matches the 68000's write cycle, as the 68000 asserts its R/W^* output low early in a write cycle. DRAMs often implement an alternative write cycle in which the W^* input is asserted *after* CAS^* goes low.

Figure 5.63 is a simplified version of the full write cycle timing diagram of Figure 5.62 and includes only parameters that differ between the DRAM's read and write cycles.

Figure 5.63
Details of the
write cycle
timing diagram
of a DRAM



Mnemonic	Name	Value (ns)
t_{WCS}	Write command setup time	0 minimum
t_{WCH}	Write command hold time	20 minimum
t_{WP}	Write command pulse width	20 minimum
t_{CWL}	Write command to column strobe lead time	25 minimum
t_{RWL}	Write command to row strobe lead time	25 minimum
t_{DS}	Data setup time	0 minimum
t_{DH}	Data hold time	20 minimum
t_{DHR}	Data hold time from RAS^* low	75 minimum

Note: Only parameters directly related to the write cycle have been included here. Note that the critical event in a write cycle is the falling edge of CAS^* , which latches the W^* and the data input to the DRAM.

We can immediately see that all the timing requirements of the RAS*, CAS*, and address inputs are identical in both read and write cycles.

Write Timing

Consider first the requirements of the DRAM's W* input, which has to satisfy five conditions. It is latched by the falling edge of the CAS* clock and has a setup time of t_{WCS} seconds (remember that we are describing the early write cycle, in which W* is asserted before CAS*). The minimum value of t_{WCS} is 0 ns, implying that W* can be asserted concurrently with the falling edge of CAS*. Once asserted, W* has a minimum down time of t_{WP} seconds (write pulse width = 20 ns), and must not be negated until at least t_{WCH} seconds (write pulse hold time = 20 ns) after the falling edge of CAS*.

W* must be asserted at least t_{RWL} (write command to row strobe lead time) before the rising edge of RAS* and at least t_{CWL} (write command to column strobe lead time) seconds before the rising edge of CAS*. These are both quoted as 25 ns. At this point, you can be forgiven for thinking that dynamic RAM is a hideously complex device and that you would rather stick to static RAM. There is an old British saying: "Look after the pennies, and the pounds take care of themselves." So it is with dynamic RAM. Look after the RAS* and CAS* clocks, and the W* input will take care of itself. Well, almost. To illustrate this point we will construct a simple example in which the write pulse is made equal to the CAS* clock. We must stress that this example is purely illustrative and is not intended as a practical circuit.

Figure 5.64 illustrates a CPU-DRAM interface in which W* is, effectively, derived from CAS* and goes low for the same period as CAS* in a write cycle. The RAS* pulse has the minimum value of $t_{RAS} = 100$ ns. CAS* is derived from RAS* by delaying its falling edge by 50 ns from RAS* to yield a value for t_{RCD} of 50 ns, and for t_{CAS} of 50 ns (the minimum down time of CAS* is 25 ns). As stated previously, the DRAM's W* input is obtained by gating the 68000's R/W* output with CAS*. Figure 5.64 gives the five parameters related to W* during a write cycle, their minimum requirements, and the actual values achieved by this circuit.


In each case, the right-hand column provides the margin by which the requirement is satisfied. A negative value would indicate a failure to meet a requirement. Since no entry in this column is negative, we can conclude that this circuit satisfies all constraints on W*. The margin on the write command setup time, t_{WCS} , is given as 0 ns. Such a low margin would require careful attention to fine detail in a real circuit.

Data Timing in a Write Cycle

Data is written into the memory on the *falling edge* of the CAS* clock. The requirements for data-input timing are entirely straightforward and involve only three parameters (see Figure 5.63). The data to be written into the memory must be valid for t_{DS} seconds (the data setup time) before the falling edge of CAS*, and must be maintained for t_{DH} seconds (the data hold time) following the falling edge of CAS*. The data setup time is 0 ns (minimum), and the data hold time is 20 ns (minimum).

In general, the data timing requirements are not critical during a write cycle. By saying that the parameters are *not critical* we mean that the DRAM's timing requirements are not difficult to satisfy. Because the data from the processor is latched into the memory by the falling edge of the CAS* clock, the processor must supply data early in a write cycle. Otherwise CAS* must be delayed until data from the processor is available. Figure 5.65 illustrates the combined timing diagram of a $1\text{M} \times 4$ bit DRAM and a 68000 at 8 MHz in a write cycle. DTACK* is not included in this figure, as it is assumed that DTACK* goes low sufficiently early to permit operation without wait

Figure 5.64
Dealing with the
W* timing in a
dynamic RAM




Parameter	Name	Minimum	Actual	Margin
t_{WCS}	Write command setup time	0 ns	0 ns	0 ns
t_{CWL}	Write command to column strobe lead time	25 ns	50 ns	+25 ns
t_{WP}	Write command pulse width	20 ns	50 ns	+30 ns
t_{RWL}	Write command to row strobe lead time	25 ns	50 ns	+25 ns
t_{WCH}	Write command hold time	20 ns	50 ns	+30 ns

states. The memory systems designer must ensure that the DRAM's data setup, t_{DS} , and data hold, t_{DH} , parameters are met by the 68000.

Special DRAM Operating Modes

In addition to conventional read or write cycles in which a single location is accessed, some DRAMs support special access modes. These new modes are made possible by the structure of the DRAM array and the way in which its address input is multiplexed between rows and columns. Typical special access modes are *page*, *nibble*, and *static column*. These modes have been implemented to overcome the limitations of the DRAM brought about by its need for precharging between accesses. Not all DRAMs support these modes, and in general, a given DRAM might support only one of them.

The *page mode* permits a fast access to any of the column locations of a given row. Suppose that a 1-Mbit DRAM is accessed in a normal read or write cycle. The 10-bit row address is first applied and RAS* brought low to latch it and to select one of 1024 rows. The column address is then applied, CAS* asserted, and a location accessed. The page mode permits successive accesses to the *same row* simply by pulsing CAS* and latching


Figure 5.65 Write cycle timing diagram of a DRAM-68000 combination

a new column address on each falling edge of the CAS^* strobe. Figure 5.66 illustrates the read cycle timing of a typical page mode access.

The period between successive page mode column access cycles is t_{PC} , which is 60 ns for an 514400-10. The page mode permits *bursts* of accesses to a single row address with each column access separated by only 60 ns. The page-mode cycle time compares most favorably with this device's normal access time of 100 ns and cycle time of 180 ns. The page mode is particularly useful for transferring bursts of data from consecutive locations (e.g., during block transfers or in raster-scan graphics).

Certain DRAMs support a so-called *nibble mode* that shares some of the features of the page mode but is even faster. A nibble-mode access begins exactly like a normal DRAM access with the capture of the row address followed by the column address. If

Figure 5.66
Timing diagram
of a page
mode access




Mnemonic	Name	Value (ns)
t_{PC}	Fast page mode cycle time	60 minimum
t_{RAC}	Access time from RAS* low	100 maximum
t_{CAC}	Access time from CAS* low	25 maximum

the CAS* strobe is *cycled*, up to four successive locations can be read from (or written to) without providing new column addresses.

Figure 5.67 illustrates the timing of the nibble-mode access. Unlike the page mode, the nibble mode latches just a single column address at the start of the burst. The next three accesses (made by cycling CAS*) take place in the sequence 00, 01, 10, 11, 00, 10, etc. The DRAM itself automatically generates the sequential addresses internally. For

Figure 5.67
Timing diagram
of a nibble
mode access




Mnemonic	Name	Value (ns)
t_{NC}	Nibble mode cycle time	40 minimum
t_{RAC}	Access time from RAS* low	100 maximum
t_{NCAC}	Nibble mode access from CAS* low	25 maximum

example, if we access location \$0 1234 and then cycle CAS*, we will access locations \$0 1234, \$0 1235, \$0 1236, and \$0 1237 (in that order). The first cycle of a nibble mode takes as long as any other read or write cycle. Subsequent cycles can be performed in as little as 40 ns (for a DRAM with a nominal access time of 100 ns).

The *static column mode* looks rather like the page mode, except that the CAS* is not cycled after the first column access. Figure 5.68 provides a static column mode timing diagram in which a location in a given row is accessed, and then successive column locations are accessed simply by providing a new column address. As you can see, this mode is called *static column* because the DRAM behaves exactly like a static RAM as far as column addressing is concerned. Static column mode DRAMs are used in high-speed applications where the absence of a CAS* strobe improves system performance by reducing switching noise.

Figure 5.68 Timing diagram of a static column mode access



Mnemonic	Name	Value (ns)
t_{SC}	Static column mode cycle time	50 minimum
t_{RAC}	Access time from RAS* low	100 maximum
t_{AA}	Access time from CAS* low	50 maximum

Another special access mode supported by many DRAMs is the read-write cycle, in which a write cycle immediately follows a read cycle to the same address. A read-write cycle eliminates the need to latch the row and column addresses twice. After the read cycle has been completed, data is applied to the DRAM's data pin and W* brought low to latch the data. Figure 5.69 describes the read-write cycle. Note that although a DRAM may support a read-write cycle, it cannot be used unless the host microprocessor has a suitable interface that permits a write cycle to immediately follow a read cycle.

**Extended Data
Out Memory**

As system speeds increase, DRAM manufacturers have developed methods to decrease the cycle times of DRAMs. *Extended data out* DRAM (EDO) is a variation on the page mode DRAM we described earlier. DRAM with EDO allows shorter page cycle times

Figure 5.69 Timing diagram of a read-write cycle




Table 5.11 Page mode and EDO DRAM differences

Page Mode DRAM	EDO
<ul style="list-style-type: none"> ♦ The column-address is latched when CAS* falls. ♦ The output drivers are turned off when CAS* goes high. ♦ Minimum page mode read cycle time is $t_{PC} = t_{CPA} + t_T$, where $(t_{CPA} = t_{AA} + t_T)$. <p>The cycle begins with RAS* latching a row address, followed by CAS* latching a column-address. To continue to access columns within that row, CAS* is toggled as addresses change.</p> <p>Figure 5.70 shows a typical page-mode DRAM read cycle. The column-address is latched into the memory when CAS* falls, so column-address setup and hold times are referenced to the falling edge of CAS*. The t_{OFF} specification tells you that CAS* going high turns off the output drivers.</p>	<ul style="list-style-type: none"> ♦ The column-address is latched when CAS* falls. ♦ The output drivers are <i>not</i> turned off when CAS* goes high. ♦ Minimum EDO read cycle time is determined by the greater of $t_{PC} = t_{CAS} + t_{CP} + 2t_T$ and $t_{PC} = t_{CPA} - (t_{CP} + t_T)$ ♦ OE* and CAS* work together to enable and disable the outputs. ♦ WE* can disable the outputs. <p>EDO allows fast access within a row and uses CAS* to latch the column address but does not turn off the output when CAS* goes high. EDO cycles are faster than page mode cycles because you do not have to wait for valid data to appear before starting the next access. In other words, data can appear after CAS* goes high, and it will stay valid for 5 ns after CAS* goes low again (t_{COH}), as shown in Figure 5.71. The output is floated when both RAS* and CAS* are high, so t_{OFF} will now be referenced from the rising edge of RAS* or CAS*, whichever occurs <i>last</i>. OE* will also deactivate the outputs, as shown in Figure 5.72. In order to accommodate systems where OE* is tied low, WE* now has the ability to turn off the output drivers as well (see Figure 5.73).</p>

precharge (CAS* high time). In page mode DRAM, you cannot bring CAS* high before data is valid because CAS* high turns data off. Since CAS* high does not turn off data in the EDO device, you can bring CAS* high before data is valid and begin precharging CAS* while you wait for data-out. This overlap of data access and precharge means that t_{CPA} is no longer the limiting parameter.

The theoretical minimum page-mode cycle time is determined by one of the two following equations, whichever is greater (see Figure 5.71). t_{LH} is the CAS* low-to-high transition time, and t_{HL} is the CAS* high-to-low transition time.

$$t_{\text{PC}} = t_{\text{CAS}} + t_{\text{CP}} + t_{\text{LH}} + t_{\text{HL}}$$

$$t_{\text{PC}} = t_{\text{CPA}} - (t_{\text{CP}} + t_{\text{HL}})$$

The output from Micron's EDO memory can be disabled in one of two ways. Figure 5.72 demonstrates how the data buffers can be turned off with OE*, and Figure 5.73 demonstrates how they can be turned off with WE*.

The minimum cycle is achieved by providing valid column addresses early enough that t_{AA} is not limiting. In the past, transition times were assumed to be 5 ns each for the purpose of specifying cycle times. However, in many cases, the transitions between 0.8 and 2.4 V do not require 5 ns, so the EDO devices allow for 2 ns transitions; for

Figure 5.71 Page-mode read access to a DRAM with extended data output




Figure 5.72 Turning the data output buffers off with OE*





Figure 5.73 Turning the data output buffers off with WE*



example, a page-mode cycle time of 25 ns can be achieved when using a Micron 60-ns EDO DRAM with a t_{CPA} of 35 ns when transitions are 2.5 ns or less (see Figure 5.74). This represents a 40 to 60 percent improvement over the same cycle times provided by 60-ns devices with conventional fast page-mode operation. Similar improvements are provided on the 50-ns and 70-ns speed grades, which have theoretical minimum cycle times of 20 ns and 30 ns, respectively.


Using EDO Table 5.12 compares page read cycles of page-mode DRAM and EDO under two different conditions: *minimum* column-address setup and *maximum* column-address setup time. The timing diagrams for the following examples assume that RAS* is already low, WE* is high, and OE* is low. A 70-ns DRAM is used with the timing shown in Table 5.12.

Table 5.12
Comparing
page-mode and
EDO DRAM


Parameter	Page Mode Value (ns)	EDO Value (ns)
t_{PC} (minimum)	45	30
t_{CAS} (minimum)	20	12
t_{CLZ} (minimum)	0	0
t_{OFF}	0–20	0–20
t_T	5	5

Figures 5.75 and 5.76 show page-mode DRAM and EDO cycles when the address setup time is satisfied by a good margin. We can operate a page-mode DRAM at $t_{PC} = 45$ ns (the minimum allowed), and data is valid for 5 ns.

Figure 5.75
Page-mode
read cycle with
maximum
address setup
 $t_{PC} = 45$ ns,
data valid
for 5 ns



When we consider EDO with the same address setup time, the picture looks different (see Figure 5.76). Now the minimum cycle time is 32 ns. Notice that data does not appear on the bus until you are already into the *second* access (8 ns of CAS* precharge for the

Figure 5.76 EDO page-read cycle with maximum address setup $t_{PC} = 32$ ns, data valid for 12 ns

next cycle is already completed when data appears). This is the overlap that allows the shorter cycle time. t_{PC} is 32 ns, and data is valid for 12 ns.

Under these conditions, EDO cuts the cycle time over a page-mode DRAM device by 29 percent, or increases burst rate by 41 percent (22 MHz to 31 MHz). In addition, even with the shorter cycle time, data-out is valid for 12 ns on the EDO, as opposed to only 5 ns on the page mode DRAM device. We could get more performance by using shorter transition times on the EDO device, but we used 5 ns to make the comparison between page-mode DRAM and EDO easily understandable.

Figures 5.77 and 5.78 show page mode DRAM and EDO cycles with *minimum* address setup time. In this case, the address becomes valid coincident with CAS* falling.



Figure 5.77 Page-read with minimum address setup $t_{PC} = 50$ ns; data valid for 5 ns

Figure 5.78 EDO page-read with minimum address setup $t_{PC} = 32$ ns; data valid for 7 ns

The data from page mode DRAM will not be valid for t_{AA} (35 ns), so CAS* must be held low until that time (see Figure 5.77). Since the minimum CAS* high time is 10 ns, the cycle time is 50 ns ($t_{AA} + t_{CP} + t_T$). Data-out is valid for 5 ns.


EDO under the same conditions (Figure 5.78) still takes t_{AA} (35 ns) after the addresses are valid to get valid data-out, but now you do not have to wait before negating CAS*. Notice that CAS* goes high, and precharge is completed for the next cycle, before Data 1 appears on the bus. Just before data become valid, CAS* is asserted, and the second address is latched. Again, there is an overlap of starting one cycle and finishing the other. Now $t_{PC} = 32$ ns, and data-out is valid for 7 ns. In this case, EDO cycle time is 36 percent less than the page mode DRAM cycle time (providing a 55 percent improvement in burst rate); EDO data is valid 2 ns longer.

These examples demonstrate another advantage of EDO. Not only can you operate at a shorter cycle time, but data is available longer for the system to sample. Since data is guaranteed to be valid as CAS* falls, that edge may be used to sample data.

70-ns EDO can effectively provide the same speed as a 50-ns page-mode DRAM. Even though a 40-ns DRAM has a 40-ns t_{RAC} , the page-mode DRAM read cycle time is 35 ns, which is the same page-read cycle time as that of a 70-ns EDO device.

An additional benefit of EDO is the ease of implementation. The major difference between page-mode DRAM and EDO is that the page mode DRAM stops driving the data bus when CAS* goes high, whereas the EDO device must employ the correct combination of RAS*, CAS*, OE*, and WE* to deactivate the output. This makes it easier to avoid bus contention in EDO systems.

Since CAS* does not turn off the output devices on an EDO device, caution should be used when turning the bus around on a shared I/O device. To demonstrate the difference, Figure 5.79 shows the transition from a page-read to a page-early-write on the same page. Page-mode DRAM permits you to tie OE* low, and CAS* can be used to deactivate the output. You can still tie OE* low on the EDO device, and this cycle is still possible.

Figure 5.79 Example of page-mode and EDO read-to-write cycles, $t_{PC} = 45$ ns

Dynamic Memory Refresh

Having examined the DRAM's read and write cycles, the next step is to examine how DRAM is refreshed. To refresh a cell, all we need do is read its contents (at least once every 16 ms in the case of a 514400). Even better news is that when a *row* is accessed, *all columns* in that row are refreshed, so that only 1024 refresh operations need to be carried out every 16 ms. If refresh operations are distributed evenly, a row must be refreshed every 15.6 μ s.

DRAMs with low capacities usually have shorter refresh periods than DRAMs with high capacities. For example, DRAMs with capacities of 64K, 256K, and 1M have maximum refresh periods of 2 ms, 4 ms, and 8 ms, respectively. Note that bitwide DRAMs


are usually internally organized as several arrays; for example, a 256K chip might be organized as four arrays of 256 rows by 256 columns. Consequently, a 256K chip has 256 row refreshes to perform in 4 ms, rather than the 512 you might expect.

Refreshing can be carried out either by hardware or by software. No extra hardware is required if the software can be guaranteed to perform at least 1024 read or write cycles to the row addresses specified by the chip's A_0 to A_9 address inputs. You cannot guarantee 1024 refresh cycles every 16 ms, because the system might crash or hang up. We are now going to look at some of the ways in which a DRAM can be refreshed by means of hardware.

RAS*-only Refreshing

Most dynamic memories rely on hardware refreshing techniques. DRAMs like the 514400 usually employ one of three refreshing techniques: *RAS*-only* refresh, *CAS* before RAS** refresh, and *hidden* refresh. Figure 5.80 describes the RAS*-only refresh mode. CAS^* is held inactive-high for the duration of the refresh cycle, and the data-in and W^* inputs are “don’t care” conditions. RAS^* latches the row *refresh* address exactly as it does in a normal memory access. Thus, in order to execute a single refresh cycle, the row refresh address is applied to A_0 – A_9 and RAS^* brought low for one cycle, while CAS^* is held high. The user must supply a row refresh counter that is incremented after each refresh cycle and the logic necessary to multiplex the refresh address onto the DRAM’s address pins.

Figure 5.80
RAS*-only
refresh timing



Mnemonic	Name	Value (ns)
t_{RP}	Row address strobe precharge time	70 minimum
t_{RC}	Random access read cycle time	180 minimum
t_{RAS}	Row address strobe pulse width	100–10,000
t_{ASR}	Row address setup time	0 minimum
t_{RAH}	Row address hold time	15 minimum

Note: In a RAS*-only refresh cycle, the refresh address is latched by the falling edge of RAS^* . CAS^* and W^* are high throughout the refresh.

Performing the refresh cycle is only half the story. Fitting the refresh cycle into the processor’s normal sequence of operations is the other half. The logic subsystem has to perform one or more memory refresh cycles and then must interleave them with normal


processor memory accesses. Some systems perform *burst refreshing* and refresh all row addresses in one operation. Others distribute refresh cycles among normal memory accesses (e.g., 1024 rows in 16 ms = 15.6 μ s/row). How refreshing is done depends on the nature of the system. It is very difficult to design a DRAM refresh system without reference to the host processor (in contrast to the design of a static RAM array). We will shortly look at the design of a refresh controller for a 68000 system.

CAS*-before-RAS* Refreshing

As its name suggests, a *CAS*-before-RAS** refresh requires that CAS* make an active-low transition before RAS* goes low. CAS*-before-RAS* refreshing was not available with earlier generations of DRAMs. By including a row refresh address generator on-chip, this mode removes the need to provide an external row refresh address, greatly simplifying the design of the refresh circuitry. Since normal accesses begin with the sequence RAS* low followed by CAS* low, the reverse sequence can be identified by the chip as a refresh cycle.

A CAS*-before-RAS* refresh cycle is illustrated in Figure 5.81, from which it can be seen that CAS* makes its negative transition t_{CSR} seconds (10 ns minimum) before RAS*. Once RAS* has gone low, CAS* may return inactive-high any time after t_{CHR} seconds (20 ns minimum). During a CAS* before RAS* refresh cycle, the state of the address bus, the W*, and the data pins are all “don’t care” values, and the data-out pin floats throughout the refresh cycle. The duration of a CAS* before RAS* refresh cycle is t_{RC} (180 ns minimum for a 514400-10), which is, of course, the same duration as a normal read or write cycle.

Figure 5.81
CAS* before
RAS* refresh
operation




Mnemonic	Name	Value (ns)
t_{RC}	Read/write cycle time	180 minimum
t_{RAS}	RAS* pulse width	100 minimum
t_{RP}	RAS* precharge time	70 minimum
t_{CSR}	CAS* setup time	10 minimum
t_{CHR}	CAS* hold time	20 minimum

Note: In a CAS*-before-RAS* refresh, the row refresh address is generated internally by the DRAM, and the input at its address pins are “don’t care” values. If CAS* goes low at least t_{CSR} seconds before RAS* goes low, a CAS*-before-RAS* refresh is executed. CAS* may be held low while RAS* is pulsed to execute a series of refreshes.

Hidden Refresh Cycle

Not only does the CAS* before RAS* refresh cycle avoid the need for a user-supplied row-refresh address generator, it can easily be combined with a conventional read or write access in an operation called *hidden refresh*. This mode executes refresh cycles while valid data is maintained at the output pin. Holding CAS* active-low at the end of a read or write cycle while RAS* is brought inactive high for t_{RP} seconds and then low triggers the refresh cycle. As you can see from Figure 5.82, the hidden refresh cycle is nothing more than a CAS* before RAS* cycle started while the current access is in progress.


Figure 5.82
Hidden refresh cycle



Pin-1 Refreshing

Another refreshing mode is called *pin-1 refreshing*, because it uses pin 1 on certain dynamic RAMs to perform the refresh cycle. Although associated with 64K DRAMs, we will describe pin-1 refreshing here, as 64K DRAMs are still found in existing equipment. Figure 5.83 describes the operation of a typical pin-1 refresh mode. RAS* is held high while the REFRESH* input on pin 1 is forced active-low. The only noteworthy points

Figure 5.83
Pin-1 refresh mode—single cycle




Mnemonic	Name	Value (ns)
t_{FRI}	RAS* inactive time during refresh	370 minimum
t_{RFD}	RAS* to REFRESH* delay	–10 minimum
t_{FRD}	REFRESH* to RAS* delay time	320 minimum
t_{FSR}	REFRESH* to RAS* setup time	–30 minimum
t_{FP}	REFRESH* pulse period	60–2000

are t_{FRI} (the RAS* inactive time during a refresh cycle) and t_{FRD} (REFRESH* to RAS* delay time). These are relatively long, 370 ns and 320 ns, respectively, and might cause timing problems in some systems if a pin-1 refresh cycle is to be interleaved with normal processor cycles.

As t_{FRI} and t_{FRD} are relatively long compared to the refresh pulse period, t_{FP} , with its 60-ns minimum, it is advantageous to operate the device in a pulsed pin-1 refresh mode in which REFRESH* is pulsed while RAS* is high. A timing diagram for this is given in Figure 5.84. A single row refresh cycle has a minimum duration of $t_{FC} = 270$ ns, which is equal to the chip's normal cycle time. In a pulsed refresh mode, a batch of rows are refreshed in one burst, rather than by executing 128 separate pin-1 refresh cycles.

Figure 5.84
Pin-1 refresh
mode—multiple
cycles




Mnemonic	Name	Value (ns)
t_{FRL}	RAS* to REFRESH* lead time	370 minimum
t_{FRD}	REFRESH* to RAS* delay time	320 minimum
t_{FC}	Refresh cycle time	270 minimum
t_{RFD}	RAS* to REFRESH* delay	–10 minimum
t_{FI}	REFRESH* inactive time	60 minimum
t_{FSR}	REFRESH* to RAS* setup time	–30 minimum
t_{FP}	REFRESH* pulse period	60–2000

**Dynamic RAM
Controller**

Now that we have examined the operation of the DRAM, the next step is to show how it is actually used in microcomputers. A block diagram of the functional parts of a dynamic memory system is given in Figure 5.85. The memory is organized as 1M 16-bit words with independent byte control. During normal (i.e., non-refresh) operation, the address decoder provides an active-low memory select output, MSEL*, whenever a valid address within the memory array is generated by the 68000. A negative edge on MSEL* triggers the timing generator, which synthesizes all the control signals required by the DRAM array and the address multiplexer. The address multiplexer control signal, MUX, from the timing controller, selects the row or column address from the system address bus. A modern DRAM controller would almost certainly employ either CAS* before RAS* refresh or hidden refresh, eliminating the need for an additional refresh address generator.

Sixteen-bit systems have to carry out byte operations on one half of a word. Although you could design two completely independent memory systems, one for the lower byte and one for the upper byte, such an approach would be hopelessly inefficient. In order to

Figure 5.85 Structure of a dynamic memory module

Note: When $MSEL^*$ (memory select) goes low, the 68000 memory control signals (AS^* , LDS^*/UDS^* , and R/W^*) are used by the timing and control circuit to generate the multiplexer control signals and the DRAM row and column strobes. $CASL^*$ strobes the lower byte on $D_{00}-D_{07}$, and $CASU^*$ strobes the upper byte on $D_{08}-D_{15}$. The 68000's bus arbitration control lines can be used to halt the processor while the refresh operation takes place.

access data in a dynamic memory chip, both RAS* and CAS* must be asserted. Suppose we design a 16-bit memory array arranged as two 8-bit bytes and provide logic to furnish independent RAS* and CAS* strobes to the upper and lower bytes of a word. By negating either RAS* or CAS* to one half of a word, that byte is disabled and takes no part in the memory access. We can, therefore, use the RAS* or CAS* strobes to perform byte selection.

Because refresh operations are applied to all bits of a word, RAS* should not be gated with UDS* or LDS* if you are using RAS*-only refreshing. That is, the use of the CAS* strobe to perform byte selection is preferable to RAS*. In any case, RAS* should not be gated with UDS*/LDS*, because the 68000's data strobe is asserted late in a 68000 write cycle. Byte selection in Figure 5.85 is performed by dividing the CAS* inputs to the four DRAMs into two groups, CASL* and CASU*. CASL* is formed by gating CAS* with LDS*, and CASU* is informed by gating CAS* with UDS*.

The complex part of the dynamic memory system is its timing and control circuit, which must perform normal read/write memory cycles and memory refreshes and handle processor-bus handshakes. The way in which memory refreshes are slotted into the operation of the processor is a difficult design decision, and many factors have to be taken into account. For example, should the refreshing be interleaved with normal memory accessing, or should it be done separately by stopping the processor and then carrying out a burst of refresh cycles? In general, interleaving refresh cycles, a process called *hidden* or *transparent refresh*, has the advantage that the processor is not greatly slowed down. However, interleaving refresh cycles requires faster memory, because a refresh and a normal memory access have to be completed within the same processor cycle. Equally, burst mode refresh does not call for faster memory, but the processor is halted during the refresh process.


DRAM Control and the ECB

We will now look at one of the many possible ways of implementing the control circuits for a DRAM module connected to a 68000 microprocessor. The example is provided by Motorola's 68000 single-board educational computer, the ECB. The $16K \times 1$ DRAM components on this board are now obsolete, but the basic principles are valid for DRAMs of any size. We have selected this example because many universities still employ the ECB to support their teaching. The principal difference between this circuit and one using state-of-the-art chips is that a modern circuit would probably use CAS* before RAS* refreshing, rather than RAS*-only refreshing.

Figure 5.86 provides a block diagram of the ECB. This circuit is essentially the same as that of Figure 5.85, except that a row refresh counter supplies the refresh address, and a second multiplexer is required to multiplex the refresh address onto the DRAM's address inputs.

Figure 5.87 gives the basic circuit of the timing generator used to control read and write cycles. The actual arrangement of the dynamic memories and the row/column/refresh address multiplexers is not included here, as it is entirely straightforward. The read cycle timing diagram for this circuit is provided in Figure 5.88.

The component at the heart of the controller is a 74LS175 4-bit shift register, clocked at twice the rate of the 68000. The ECB's 68000 runs at only 4 MHz, so the DRAM controller is clocked at 8 MHz. The serial input to the shift register is permanently tied to a logical one-level V_{cc} . When the array is accessed, the output of the address decoder, RAMEN, goes high to request an access. As long as the dynamic memory block is not being accessed (i.e., both LDS* and UDS* high or RAMEN low), the output (CLR*)

Figure 5.86 Organization of the ECB's DRAM


of the two-input AND gate is low, and the shift register is held in its clear state with $Q_a = Q_b = Q_c = Q_d = 0$.

Whenever the processor addresses the array, RAMEN goes active-high, enabling one input to the AND gate. As soon as LDS^* or UDS^* is asserted, the second input to the AND gate rises, and its output, CLR^* , becomes inactive-high. The shift register is now enabled, and a logical one is shifted along on each rising edge of the 8-MHz clock.

On the first clock rising edge of the 8-MHz clock, the Q_a output rises to a high level, since the serial input to the shifter is tied to V_{cc} . The Q_a output from the shift register is NORed with REFRAS from the refresh circuitry (to generate RAS^* pulses during refresh cycles) to provide the memory array's RAS^* input. All DRAM chips are clocked by RAS^* simultaneously.

On the next rising edge of the 8-MHz clock, Q_b goes high and Q_b^* goes low. Q_b^* acts as the row/column multiplex control signal and also gates the R/W^* signal from the 68000 to generate a W^* input for the DRAMs. The next rising edge of the 8-MHz clock


Figure 5.88
Read cycle
timing diagram
for Figure 5.87



At power-up, POR^* (power-on-reset from the processor control circuitry) goes low, clearing D flip-flop FF1 and setting FF2. Any well-designed circuit should be similarly initialized and placed in a *safe state*. In this state, Q_1^* (i.e., BR^*) is negated (i.e., high), and Q_2^* (i.e., $NORM^*/REF$) is low, signifying normal operation. When the refresh clock, a simple RC oscillator, generates a rising edge, FF1 is set and BR^* asserted. The 68000 detects the bus request and asserts its bus grant output, BG^* , in response. AND gate G1 detects the condition $BG^* = 0$, $AS^* = 1$, $DTACK^* = 1$ (i.e., $BUSFREE$) that occurs when the 68000 has relinquished the bus and forces input D2 of FF2 low. Note that at this time the other two inputs to NOR gate G3 are both low—one because we will assume $HALT^*$ is negated, and the other because Q_2^* (i.e., $NORM^*/REF$) is low after FF2 has been preset.

When D2 is forced low by the rising edge of $BUSFREE$, the Q_2 output of FF2 is cleared on the falling edge of the 1-MHz clock. Q_2 is connected to the 68000's bus grant acknowledge input ($BGACK^*$) and, while low, stops the processor from regaining control of the bus. At the same time, Q_2 forces the output of AND gate G5 low, clearing FF1

Figure 5.90
Timing diagram
for memory
refresh on
the ECB



After the 3-bit counter C1 has produced eight pulses, its Q_D output rises and disables AND gate G6, which presets FF2, causing Q_2 (i.e., BGACK*) to be negated. The processor is freed by releasing BGACK*. At the same time, Q_2^* (i.e., NORM*/REF) goes low, disabling AND gate G4 and removing the refresh clock (REFRAS). The system is now in its normal state, with BR*, BG*, and BGACK* all negated. The only change

since the start of the refresh burst is that counter C2 has been advanced by one, so that the next time the refresh clock generates a pulse, the eight row addresses following will be refreshed.

Other Considerations in Dynamic Memory Design

Although we have largely concentrated on the DRAM from the point of view of its timing diagram, that is not the whole of the story. Dynamic RAM is associated with at least two other problems. The current taken by a DRAM is very *bursty*, and the current at the V_{cc} pin can rise at a rate of 50 mA/ns when the RAS* input is asserted. This corresponds to a rate of change of 50 million amps per second. Such an immense rate of change of current can cause the V_{cc} voltage at the terminal of the chip to fall to a point at which erratic operation may occur.

The power supply problem is solved by a combination of attention to the circuit layout and decoupling. The power lines to each DRAM chip are made as wide as possible to reduce their impedance, and a high quality (RF) 0.1- μ F capacitor is connected between ground and V_{cc} at each chip—or at least at every other chip. This capacitor provides the current surge required by the DRAM whenever RAS* goes low. It is also necessary to ensure that all gates driving the DRAM's pins (address and data, etc.) are able to supply the current required by the DRAM array.

At the beginning of this section, we stated that DRAMs generate an internal bias voltage. It takes about 200 μ s after power-up to generate the required bias. Following this, eight row strobes must be generated to correctly initialize the DRAM. Indeed, if the DRAM is not accessed for a period longer than 16 ms (this should not usually happen unless the designer provides a *sleep mode* in which virtually all activity in the system stops), it is necessary to awaken the chip with eight row accesses. In short, the system designer should be careful not to access DRAM too soon after applying power to the circuit.

5.5

WORKED EXAMPLES

We conclude this chapter by providing some tutorial examples of memory systems design to reinforce some of the topics we have covered in this chapter.

1. Give the size (i.e., number of addressable locations) of each of the following memory blocks as a power of 2. The blocks are measured in bytes.

- | | |
|--------|---------|
| a. 4K | b. 16K |
| c. 2M | d. 64K |
| e. 16M | f. 256K |

Solutions:

- | | |
|-------------|-------------|
| a. 2^{12} | b. 2^{14} |
| c. 2^{21} | d. 2^{16} |
| e. 2^{24} | f. 2^{18} |

2. Assume that we are using a 68000-based system. What 68000 address lines are required to span (i.e., address) each of the memory blocks in Worked Example 1?

Solutions:

- | | |
|--------------------|--------------------|
| a. $A_{01}-A_{11}$ | b. $A_{01}-A_{13}$ |
| c. $A_{01}-A_{20}$ | d. $A_{01}-A_{15}$ |
| e. $A_{01}-A_{23}$ | f. $A_{01}-A_{17}$ |

Note that the 68000 does not have an A_{00} address line (LDS*, UDS* perform this function). The answer A_{00} — A_{11} , etc., is also acceptable.

3. For each of the systems described in Worked Example 1 indicate the number of blocks into which the 68000's memory space can be divided.

Solution:

Since the 68000's address space is spanned by A_{00} — A_{23} , there are $2^{24} = 16\text{M}$ uniquely addressable bytes. The number of blocks of memory is therefore 2^{24} divided by the block size.

- a. $16\text{M}/4\text{K} = 4\text{K}$ b. $16\text{M}/16\text{K} = 1\text{K}$
 c. $16\text{M}/2\text{M} = 8$ d. $16\text{M}/64\text{K} = 256$
 e. $16\text{M}/16\text{M} = 1$ f. $16\text{M}/256\text{K} = 64$

4. For parts a and c in Worked Example 3 give the range of addresses spanned by the first two and last two memory blocks.

Solutions:

- a. \$00 0000—\$00 0FFF First block
 \$00 1000—\$00 1FFF Second block
 ⋮
 \$FF E000—\$FF EFFF Next to last block
 \$FF F000—\$FF FFFF Last block
 c. \$00 0000—\$1F FFFF First block
 \$20 0000—\$3F FFFF Second block
 ⋮
 \$C0 0000—\$DF FFFF Next to last block
 \$E0 0000—\$FF FFFF Last block

5. If the size of each memory block in Worked Example 1 is measured in bytes, calculate the number of memory chips required to implement each block. Perform the calculations three times for

- a. $1\text{K} \times 8$ chips
 b. $32\text{K} \times 8$ chips
 c. $128\text{K} \times 8$ chips

Solutions, using $1\text{K} \times 8$ chips, $32\text{K} \times 8$ chips, and $128\text{K} \times 8$ chips, respectively:

- a. 4 ? ?
 b. 16 ? ?
 c. 2,048 64 16
 d. 64 2 ?
 e. 16K 512 128
 f. 256 8 2

6. A region of 16 Kbytes of the 68000's memory space whose lowest address is \$80 0000 is to be devoted solely to the 68000's supervisor stack. Design an address decoder to implement this arrangement (using $8\text{K} \times 8$ static RAMs).

Solution:

A 16-Kbyte block of memory implemented by two $8\text{K} \times 8$ static RAMs uses address lines A_{01} to A_{13} to select a location within the block. This requires a conventional address decoder using A_{23} — A_{14} to select the memory block that is enabled by function control output FC2. FC2 is 1 whenever the 68000 is accessing supervisor space. The address range of the memory block is \$80 0000 to \$80 3FFF. The decoder must detect the condition $A_{23} A_{22} A_{21} A_{20} A_{19} A_{18} A_{17} A_{16} A_{15} A_{14} = 1 0 0 0 0 0 0 0 0$.

7. Draw an address decoding table to satisfy the following memory map:

RAM1 00 0000–00 FFFF
 RAM2 01 0000–01 FFFF
 I/O_1 E0 0000–E0 001F
 I/O_2 E0 0020–E0 003F

Solution:

Address Lines																								Device	Range
A ₂₃	A ₂₂	A ₂₁	A ₂₀	A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₉	A ₈	A ₇	A ₆	A ₅	A ₄	A ₃	A ₂	A ₁	A ₀		
0	0	0	0	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	RAM1	00 0000–00 FFFF
0	0	0	0	0	0	0	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	RAM2	01 0000–01 FFFF
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	X	X	X	X	X	I/O1	E0 0000–E0 001F
1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	X	X	X	X	X	X	I/O2	E0 0020–E0 003F


8. Design address decoding networks to satisfy the following memory map:

- ♦ 2 Mbytes of EPROM starting at address \$00 0000 using 512K × 8 chips
- ♦ 2 Mbytes of RAM using 256K × 8 chips
- ♦ 64 Kbytes I/O space starting at \$FF 0000

Solution:

Step 1: Draw a memory map. A block of memory must be located on a byte boundary equal to its own size; for example, a 1-Mbyte block must fall on \$00 0000, \$10 0000, \$20 0000, ..., \$F0 0000 boundaries. See Figure 5.91.

Figure 5.91




Step 2: Decide how the memory blocks are organized. The EPROM block uses 512K × 8-bit chips. Two chips are needed side by side to span the 68000's 16-bit data bus (i.e., the basic unit of EPROM storage is 1024 Kbytes). Two of these 1024-Kbyte blocks are required—ROM1 and ROM2. The RAM uses 256K by 8-bit chips. Two of these side-by-side make a block of 512 Kbytes (four 512 Kbyte blocks are needed in all).

Step 3: Draw the address decoding table. Address lines used to access a location within a memory are marked X. Address lines used to select the block are marked 0 or 1 (according to the location of the block within the memory map).

	A ₂₃	A ₂₂	A ₂₁	A ₂₀	A ₁₉	A ₁₈	A ₁₇	A ₁₆	A ₁₅	A ₁₄	A ₁₃	A ₁₂	A ₁₁	A ₁₀	A ₀₉	A ₀₈	A ₀₇	A ₀₆	A ₀₅	A ₀₄	A ₀₃	A ₀₂	A ₀₁	A ₀₀
ROM1	0	0	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
ROM2	0	0	0	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
RAM1	0	0	1	0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
RAM2	0	0	1	0	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
RAM3	0	0	1	1	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
RAM4	0	0	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
I/O	1	1	1	1	1	1	1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

Step 4: Use the decoding table to draw the circuit depicted in Figure 5.92. This uses random logic. All outputs are active-low because most memory components are selected by active-low chip-select signals.

Figure 5.92




9. Design an address decoder to implement the following two memory blocks in a 68000-based system.
- 1 Mbyte of ROM using 256K × 8-bit chips
 - 8 Mbytes of DRAM using 2M × 4-bit chips

Solution:

The first step is to consider the number of memory devices required and their arrangement. The memory map in Figure 5.93 demonstrates a possible arrangement.

The second step is an address decoding table. A memory block should be on a boundary equal to its own size.

Figure 5.93



Device	Address Range	A ₂₃	A ₂₂	A ₂₁	A ₂₀	A ₁₉	A ₁₈	.	A ₀₀
ROMa	\$00 0000–\$07 FFFF	0	0	0	0	0	X	.	X
ROMb	\$08 0000–\$0F FFFF	0	0	0	0	1	X	.	X
DRAM	\$80 0000–\$BF FFFF	1	0	X	X	X	X	.	X
DRAM	\$C0 0000–\$FF FFFF	1	1	X	X	X	X	.	X


10. A memory board has 1 Mbyte of RAM composed of 128K × 8 RAM chips located at address \$C0 0000 onward. The board also has a block of 256 Kbytes of ROM constructed from 128K × 8 chips located at address \$D8 0000. Design an address decoder for this board.

Solution:

Two RAM chips are required to span the 68000s 16-bit data bus. The minimum block of memory is therefore 2×128 Kbytes = 256 Kbytes. This address space is accessed by the 18 address lines A₁₇–A₀₀. We require 1 Mbyte of RAM, or four 256-Kbyte blocks. Address lines A₁₉–A₁₈ select one of these four blocks. Finally, the remaining four address lines A₂₃–A₂₀ select this 1-Mbyte block out of the 16 possible 1-Mbyte blocks (A₂₃–A₂₀ = 1100). The ROM can be implemented by two 128K × 8 chips. The address decoding table is given by

Device	A ₂₃	A ₂₂	A ₂₁	A ₂₀	A ₁₉	A ₁₈	A ₁₇ . . . A ₁₆	A ₀₁	A ₀₀				
RAM1	1	1	0	0	0	0	X . . . X	X	X	\$C0	0000–\$C3	FFFF	
RAM2	1	1	0	0	0	1	X . . . X	X	X	\$C4	0000–\$C7	FFFF	
RAM3	1	1	0	0	1	0	X . . . X	X	X	\$C8	0000–\$CB	FFFF	
RAM4	1	1	0	0	1	1	X . . . X	X	X	\$CC	0000–\$CF	FFFF	
ROM	1	1	0	1	1	0	X . . . X	X	X	\$D8	0000–\$DB	FFFF	

Figure 5.94
Circuit diagram




11. Design an address decoder that locates three blocks of memory in the range

- i. \$00 0000–\$7F FFFF
- ii. \$A0 8000–\$A0 8FFF
- iii. \$F0 0000–\$FF FFFF

Solution:

Address Range		A_{23} – A_{20}	A_{19} – A_{16}	A_{15} – A_{12}	A_{11} – A_8	A_7 – A_4	A_3 – A_0	Block Size
00 0000–7F FFFF	First location	0000	0000	0000	0000	0000	0000	8 Mbytes
	Last location	0111	1111	1111	1111	1111	1111	
A0 8000–A0 8FFF	First location	1010	0000	1000	0000	0000	0000	4 Kbytes
	Last location	1010	0000	1000	1111	1111	1111	
F0 0000–FF FFFF	First location	1111	0000	0000	0000	0000	0000	1 Mbyte
	Last location	1111	1111	1111	1111	1111	1111	

From the table, you can see that the first block is selected by A_{23} , the second block by address lines A_{23} – A_{12} , and the third block by A_{23} – A_{20} . The corresponding circuit diagram is depicted in Figure 5.95.

Figure 5.95

- 12.** Analyze the address timing requirements for a 68030 CPU and a DRAM. Assume that the address multiplexer has an input-to-output transmission delay of 4 ns, a row hold time of 4 ns after MPLX low, and a row-to column switching time of 6 ns. Assume also that the address decoder has a delay of 10 ns. The diagrams in Figure 5.96 give timing details for the 68030, the DRAM, and the multiplexer.

Solution: The diagram in Figure 5.97 generates RAS* from AS* qualified by the output of an address decoder. The multiplexer control and CAS* are both derived from RAS* and a suitable delay (D1 for MPLX and D2 for CAS*). The elements marked D1 and D2 provide delays of D1 and D2 seconds, respectively.

The output of the address decoder, SELECT*, and AS* go active-low at the same time (10 ns after the address is first valid). The negative-logic AND gate sets RAS* low 5 ns later.



Figure 5.96


Figure 5.97



MPLX is generated by ANDing RAS* and a delayed AS* to switch the multiplexer from row address to column address D1 seconds after RAS* goes low. CAS* is generated exactly like MPLX, except that the delay in AS* is D2.

We can now create a composite timing diagram (see Figure 5.98).

Figure 5.98



We can calculate D1 because the DRAM's timing diagram indicates that the row address must be valid 10 ns after the falling edge of RAS*. Since the multiplexer has a guaranteed hold time of 4 ns, the extra delay due to D1 must be $10\text{ ns} - 4\text{ ns} = 6\text{ ns}$.

Delay D2 can be calculated from $(5 + D2) = (5 + D1) + (6 + 10) = 27$ ns. Therefore, $D2 = 22$ ns.



SUMMARY

It would be nice if we could simply bolt memory components onto a microprocessor. We have demonstrated that you have to pay careful attention to the processor-memory interface. The designer has to construct an address decoder to map the memory space of address components onto the address space of the microprocessor. An address decoder is designed using the address decoding techniques and the components we introduced in the first part of this chapter. The actual circuit employed must take account of the type of memory map required by the processor and whether or not flexibility is to be built into the system.

We have looked at static CMOS RAM and its power-down characteristics that enable it to retain data when its prime power source is unavailable.

Both conventional read-only EPROM and more recent innovations like the EEPROM and the flash EEPROM were also described. These types of nonvolatile memory device will continue to evolve and will have an ever increasing impact on the design of microprocessor systems (in particular on diskless systems).

The final part of this chapter introduces the dynamic memory that enables designers to construct large memory arrays more economically than with static memory. We have looked at both the timing characteristics and the interface requirements of DRAM. We end the section with an examination of how the DRAM must be periodically refreshed to avoid losing the information that is stored in its cells.



PROBLEMS

1. Give the size (i.e., number of addressable locations) of each of the following memory blocks as a power of 2.
 - a. 2 Kbytes
 - b. 4 Mbytes
 - c. 8 Mbytes
 - d. 16 Kbytes
2. Assume that we are using a 68000-based system. What 68000 address lines are required to address each of the memory blocks in Q1 (i.e., what lines need to be decoded)?
3. A 68000 memory map is divided into equal-sized pages for each of the block sizes of Q1. In each case indicate the number of blocks into which the 68000's memory space can be divided.
4. If the size of each memory block in Q1 is measured in bytes, calculate the number of memory chips required to implement each block. Perform the calculations three times for
 - a. $1K \times 8$ chips
 - b. $16K \times 4$ chips
 - c. $128K \times 8$ chips
5. The 68000 has an A_{00} address bit in all its address registers (including the PC). The 68000 has no A_{00} pin. Why?
6. Why are byte-wide (i.e., 8-bit wide) memory components frequently preferred by the designers of small memory systems and bit-wide memory components preferred by the designers of large memory systems?

7. Design an address decoder for the following 68000 system:
 - a. 256 Kbytes of ROM (using $128\text{K} \times 8\text{-bit}$ chips)
 - b. 4 Mbytes of RAM1 (using $512\text{K} \times 4\text{-bit}$ chips)
 - c. 4 Mbytes of RAM2 (using $1\text{M} \times 1\text{-bit}$ chips)
8. A memory board has 2 Mbytes of RAM composed of $256\text{K} \times 8$ RAM chips located at address \$A0 0000 onward. The board also has a block of 256 Kbytes of ROM composed of $128\text{K} \times 8$ chips located at address \$F8 0000. Design an address decoder for this board.
9. Design an address decoder that locates three blocks of memory in the range
 - a. \$00 0000–\$7F FFFF
 - b. \$A0 8000–\$A0 8FFF
 - c. \$F0 0000–\$FF FFFF
10. Design address decoding networks to satisfy the following memory maps:
 - a. RAM1 00 0000–00 FFFF
 RAM2 01 0000–03 FFFF
 I/O.1 E8 0000–E8 001F
 I/O.2 E8 0020–E8 003F
 - b. ROM1 00 0000–00 3FFF
 ROM2 00 4000–00 7FFF
 ROM3 00 8000–00 BFFF
 RAM 04 0000–07 FFFF
 I/O 08 0000–08 00FF
 - c. ROM 00 0000–03 FFFF
 RAM 06 0000–06 FFFF
 I/O 07 0000–07 0FFF
 - d. ROM 00 0000–07 FFFF
 RAM 80 0000–9F FFFF
 I/O A0 0000–A0 0FFF


Compare and contrast the various ways of implementing the above address decoders.

11. When designing an address decoder, a block of memory should be mapped onto a boundary equal to its own size. Why?
12. Can you think of any way of overcoming the restriction that a block of memory should be mapped onto a boundary equal to its own size?
13. A region of up to 512 Kbytes of the 68000's memory space, whose lowest address is \$80 0000, is to be devoted solely to the 68000's supervisor stack. Design an address decoder to implement this arrangement (using $128\text{K} \times 8$ static RAMs). You are to make maximum use of the 68000's function code outputs in this address decoder.
14. What is meant by the terms *partial* address decoding and *full* address decoding?
15. A microcomputer designer decides to implement the simplest possible partial address decoder. Three 1-Mbyte blocks of memory are arranged so that the first block is selected when $A_{23} = 1$, the second when $A_{22} = 1$ and the third when $A_{21} = 1$. This decoder is so simple that it is nonexistent! The designer simply connects the appropriate address line (i.e. A_{21} or A_{22} or A_{23}) to the memory block's CS* input via an inverter. Would this arrangement work? What, if any, are the dangers inherent with this system?
16. A 68000 system is to have up to eight 512 K-word pages of read/write memory, up to eight 16 K-word pages of EPROM and up to eight 128 word pages of I/O space. The designer wishes to make the 68000 memory map user definable under software control. This means that the

address from the CPU must be compared with addresses set up by the user in order to generate the necessary device select signals. Design an arrangement that will do this. Note that the address decoding network itself is to be permanently mapped at the address \$FF FFE0 and that following a reset, the first page of ROM is mapped at \$00 0000–\$00 7FFF.

17. Why, in general, are address decoders not located within the microprocessor itself?
18. Memory components are available in widths of 1, 4, and 8 bits. Discuss the advantages and disadvantages of each of these components with respect to their use in memory systems (consider both small and large memory systems).
19. The 68000 has neither I/O memory space nor special I/O instructions. Discuss the advantages and disadvantages of *memory-mapped I/O* in comparison with I/O using dedicated I/O memory space.
20. What are the criteria by which address decoders are judged? That is, what factors does an engineer take into account when selecting a particular address decoder for use in a microprocessor system?
21. What does *primary address range* mean when it is applied to a system using partial address decoding?
22. Design an address decoder using a PROM to implement the following memory map:
 - a. 4 Mbytes of ROM at address \$00 0000 using $1\text{M} \times 8\text{-bit}$ chips
 - b. 8 Mbytes of RAM at address \$80 0000 using $4\text{M} \times 4\text{-bit}$ chips
 - c. 1 Mbyte of RAM at address \$60 0000 using $512\text{K} \times 8\text{-bit}$ chips
23. A manufacturer designs a single-board computer with eight pairs of byte-wide EPROMs to hold system firmware. The designer decides to cater for three EPROM sizes: $4\text{K} \times 8$, $8\text{K} \times 8$, and $16\text{K} \times 8$. Design an address decoder which will allow the size of each EPROM to be user-selectable by means of jumpers on the PCB.
24. What are the fundamental differences between EPROM, flash EEPROM, and E²PROM?
25. What are the advantages and the disadvantages of the PROM as an address decoder in comparison with decoders constructed from conventional TTL and MSI logic elements?
26. How is an EPROM able to store data in the absence of electrical power?
27. A 68000 system uses two 1024-Kbit EPROMs to create a 16 bit-wide block of memory that is selected when $A_{23} = 1$, $A_{22} = 1$, $A_{21} = 0$, and $A_{20} = 1$. What is the primary address range of this block of EPROM?
28. Why does a DRAM require two chip selects, RAS* and CAS*, whereas a static memory requires only a single CS* input?
29. It is much harder to design a DRAM system than a memory system using static RAM. What are the additional problems that the designer of DRAM modules must contend with?
30. What is a pseudomaximum? Why is the value of t_{RCD} (RAS* low to CAS* low) a pseudomaximum value? What factors determine the minimum and maximum values of t_{RCD} ?
31. Why must DRAMs be refreshed, and how may a refresh operation be carried out?
32. What is the maximum refresh period for typical 64-K-, 256-K-, and 4-Mbit DRAMs, respectively?
33. Why is there a limit of 10,000 ns on the time for which RAS* or CAS* can be active-low? What is the meaning of precharge time and what effect does it have on the design of DRAM systems?
34. The read cycle timing diagram of a 68000 microprocessor is given in Figure 5.99 and the read cycle timing diagram of a $256\text{K} \times 4\text{-bit}$ DRAM in Figure 5.100. In this example, use the data for the 16-MHz 68000 and the 70-ns DRAM.

Figure 5.99
The 68000's
read-cycle
timing diagram



- a. Design a suitable interface between the 68000 and a DRAM array to provide 1 Mbyte of memory in the range \$10 0000 to \$1F FFFF. It is not necessary to consider arrangements for refreshing the memory. You may use SSI and MSI building blocks in your circuit.
 - b. Using the timing diagrams provided, verify that neither the 68000's nor the DRAM's timing parameters are violated during a read cycle. You are not asked to consider a write cycle.
35. Why is RAS*-only refreshing now less popular than CAS*-before-RAS* refreshing? Why does the CAS*-only refresh make it easy to design a refreshing system?
 36. Dynamic memory refresh can be carried out by either hardware or software techniques (in the latter a periodic interrupt or a periodically called procedure causes an access to each column address to carry out the access). What are the advantages and disadvantages of each type of refresh technique?
 37. Some DRAMs support page, nibble, and static column modes (but not all three of these modes together). Explain what these modes do and how they may benefit the systems designer.
 38. What (in the context of DRAMs) is a read-write cycle and how does it differ from a conventional memory access?
 39. What is the difference between burst mode and distributed mode refreshing? What are the advantages and disadvantages of these modes from the point of view of the systems designer?


Figure 5.99 The 68000's read-cycle timing diagram (*Continued*)

Num.	Characteristics	8 MHz		10 MHz		12.5 MHz		16.67 MHz '12F'		16 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
6	Clock low to address valid	—	62	—	50	—	50	—	50	—	30	ns
6A	Clock high to FC valid	—	62	—	50	—	45	—	45	0	30	ns
7	Clock high to address, data bus high impedance (maximum)	—	80	—	70	—	60	—	50	—	50	ns
8	Clock high to address, FC invalid (minimum)	0	—	0	—	0	—	0	—	0	—	ns
9	Clock high to AS*, DS*, asserted	3	60	3	50	3	40	3	40	3	30	ns
11	Address valid to AS*, DS* asserted (read)/AS* asserted (write)	30	—	20	—	15	—	15	—	15	—	ns
11A	FC valid to AS*, DS* asserted (read)/AS* asserted (write)	90	—	70	—	60	—	30	—	45	—	ns
12	Clock low to AS*, DS* negated	—	62	—	50	—	40	—	40	3	30	ns
13	AS*, DS negated to address, FC invalid	40	—	30	—	20	—	10	—	15	—	ns
14	AS* (and DS* read) width asserted	270	—	195	—	160	—	120	—	120	—	ns
14A	DS* width asserted (write)	140	—	95	—	80	—	60	—	60	—	ns
15	AS*, DS* width negated	150	—	105	—	65	—	60	—	60	—	ns
16	Clock high to control bus high impedance	—	80	—	70	—	60	—	50	—	50	ns
17	AS*, DS* negated to R/W* invalid	40	—	30	—	20	—	10	—	15	—	ns
18	Clock high to R/W* high	0	55	0	45	0	40	0	40	0	35	ns
27	Data-in valid to clock low	10	—	10	—	10	—	7	—	7	—	ns
28	AS*, DS* negated to DTACK* negated (asynchronous hold)	0	240	0	190	0	150	0	110	0	110	ns
29	AS*, DS* negated to data-in invalid (hold time on read)	0	—	0	—	0	—	0	—	0	—	ns
29A	AS*, DS* negated to data-in high impedance	—	187	—	150	—	120	—	90	—	90	ns
30	AS*, DS* negated to BERR* negated	0	—	0	—	0	—	0	—	0	—	ns
31	DTACK* asserted to data-in valid (setup time)	—	90	—	65	—	50	—	40	—	50	ns
47	Asynchronous input setup time	10	—	10	—	10	—	10	—	5	—	ns
48	BERR* asserted to DTACK* asserted	20	—	20	—	20	—	10	—	10	—	ns

40. Given the data for a typical 256K × 4 DRAM in Figure 5.100, analyze its read cycle timing when it is used in the ECB circuit described by Figures 5.85 and 5.86. You may assume that the CPU is a 16-MHz device, and a 32-MHz clock is available.
41. Modify the design of the DRAM system on the ECB to use 1 M × 4-bit devices with an 8-MHz 68000. You must design the read/write access circuits and a suitable refresh generator.
42. Microprocessors are widely used. DRAMs are widely used. Few microprocessors support DRAM control and refresh on-chip. Equally, there are relatively few single-chip DRAM controllers. Explain why this is so.

43. Figures 5.101 and 5.102 give the write cycle details of a DRAM and a 68030, respectively. Design a DRAM controller that will provide the necessary signals (i.e., CAS*, RAS*, W*, and MPLX) to control a DRAM array during a write cycle. You may assume that any address multiplexers have a 10 ns delay from input change to output change and a 5-ns delay from row address to column address. You do not have to worry about refreshing.

Figure 5.100
DRAM's
read-cycle
timing diagram



Parameter	Symbol		MCM511000A-70 MCM51L1000A-70		MCM511000A-80 MCM51L1000A-80		MCM511000A-10 MCM51L1000A-10		Unit
	Standard	Alternate	Min	Max	Min	Max	Min	Max	
Random read or write cycle time	t_{RELREL}	t_{RC}	130	—	150	—	180	—	ns
Access time from RAS*	t_{RELQV}	t_{RAC}	—	70	—	80	—	100	ns
Access time from CAS*	t_{CELQV}	t_{CAC}	—	20	—	20	—	25	ns
Access time from column address	t_{AVQV}	t_{AA}	—	35	—	40	—	50	ns
CAS* to output in low-Z	t_{CELQX}	t_{CLZ}	0	—	0	—	0	—	ns
Output buffer and turn-off delay	t_{CEHQZ}	t_{OFF}	0	20	0	20	0	20	ns
RAS* precharge time	t_{REHREL}	t_{RP}	50	—	60	—	70	—	ns
RAS* pulse width	t_{RELREH}	t_{RAS}	70	10,000	80	10,000	100	10,000	ns
RAS* hold time	t_{CELREH}	t_{RSH}	20	—	20	—	25	—	ns
CAS* hold time	t_{RELCEH}	t_{CSH}	70	—	80	—	100	—	ns
CAS* pulse width	t_{CELCEH}	t_{CAS}	20	10,000	20	10,000	25	10,000	ns
RAS* to CAS* delay time	t_{RELCEL}	t_{RCD}	20	50	20	60	25	75	ns

Figure 5.100 DRAM's read-cycle timing diagram (*Continued*)

Parameter	Symbol		MCM511000A-70 MCM51L1000A-70		MCM511000A-80 MCM51L1000A-80		MCM511000A-10 MCM51L1000A-10		Unit
	Standard	Alternate	Min	Max	Min	Max	Min	Max	
RAS* to column address delay time	t_{RELAV}	t_{RAD}	15	35	15	40	20	50	ns
CAS* to RAS* precharge time	t_{CEHREL}	t_{CRP}	5	—	5	—	5	—	ns
Row address setup time	t_{AVREL}	t_{ASR}	0	—	0	—	0	—	ns
Row address hold time	t_{RELAX}	t_{RAH}	10	—	10	—	15	—	ns
Column address setup time	t_{AVCEL}	t_{ASC}	0	—	0	—	0	—	ns
Column address hold time	t_{CELAX}	t_{CAH}	15	—	15	—	20	—	ns
Column address hold time referenced to RAS*	t_{RELAX}	t_{AR}	55	—	60	—	75	—	ns
Column address to RAS* lead time	t_{AVREH}	t_{RAL}	35	—	40	—	50	—	ns
Read command setup time	t_{WHCEL}	t_{RCS}	0	—	0	—	0	—	ns
Read command hold time referenced to CAS*	t_{CEHWX}	t_{RCH}	0	—	0	—	0	—	ns
Read command hold time referenced to RAS*	t_{REHWX}	t_{RRH}	0	—	0	—	0	—	ns
CAS* precharge time	t_{CEHCEL}	t_{CPN}	10	—	10	—	15	—	ns


Figure 5.101
DRAM's
write-cycle
timing diagram

Figure 5.101 DRAM's write-cycle timing diagram (Continued)

Parameter	Symbol		MCM511000A-70 MCM51L1000A-70		MCM511000A-80 MCM51L1000A-80		MCM511000A-10 MCM51L1000A-10		Unit
	Standard	Alternate	Min	Max	Min	Max	Min	Max	
Random read or write cycle time	t_{RELREL}	t_{RC}	130	—	150	—	180	—	ns
RAS* precharge time	t_{REHREL}	t_{RP}	50	—	60	—	70	—	ns
RAS* pulse width	t_{RELREH}	t_{RAS}	70	10,000	80	10,000	100	10,000	ns
RAS* hold time	t_{CELREH}	t_{RSH}	20	—	20	—	25	—	ns
CAS* hold time	t_{RELCEH}	t_{CSH}	70	—	80	—	100	—	ns
CAS* pulse width	t_{CELCEH}	t_{CAS}	20	10,000	20	10,000	25	10,000	ns
RAS* to CAS* delay time	t_{RELCEL}	t_{RCD}	20	50	20	60	25	75	ns
RAS* to column address delay time	t_{RELAV}	t_{RAD}	15	35	15	40	20	50	ns
CAS* to RAS* precharge time	t_{CEHREL}	t_{CRP}	5	—	5	—	5	—	ns
Row address setup time	t_{AVREL}	t_{ASR}	0	—	0	—	0	—	ns
Row address hold time	t_{RELAX}	t_{RAH}	10	—	10	—	15	—	ns
Column address setup time	t_{AVCEL}	t_{ASC}	0	—	0	—	0	—	ns
Column address hold time	t_{CELAX}	t_{CAH}	15	—	15	—	20	—	ns
Column address hold time referenced to RAS*	t_{RELAX}	t_{AR}	55	—	60	—	75	—	ns
Column address to RAS* lead time	t_{AVREH}	t_{RAL}	35	—	40	—	50	—	ns
Write command hold time referenced to CAS*	t_{CELWH}	t_{WCH}	15	—	15	—	20	—	ns
Write command hold time referenced to RAS*	t_{RELWH}	t_{WCR}	55	—	60	—	75	—	ns
Write command pulse width	t_{WLWH}	t_{WP}	15	—	15	—	20	—	ns
Write command to RAS* lead time	t_{WLREH}	t_{RWL}	20	—	20	—	25	—	ns
Write command to CAS* lead time	t_{WLCEH}	t_{CWL}	20	—	20	—	25	—	ns
Data in setup time	t_{DVCEL}	t_{DS}	0	—	0	—	0	—	ns
Data in hold time	t_{CELDX}	t_{DH}	15	—	15	—	20	—	ns
Data in hold time referenced to RAS*	t_{RELDX}	t_{DHR}	55	—	60	—	75	—	ns
Write command setup time	t_{WLCEL}	t_{WCS}	0	—	0	—	0	—	ns
CAS* precharge time	t_{CEHCEL}	t_{CPN}	10	—	10	—	15	—	ns

Figure 5.102
The 68030's
write-cycle
timing diagram




Figure 5.102 AC electrical specifications—read and write cycles (*Continued*)Note: ($V_{CC} = 5.0 V_{dc} \pm 5\%$; $GND = 0 V_{dc}$; Temperature in defined ranges)

Num.	Characteristic	20 MHz		25MHz		33.33 MHz		40 MHz*		50 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
6	Clock High to Function Code, Size, RMC*, IPEND* CIOUT*, Address Valid	0	25	0	20	0	14	0	14	0	14	ns
6A	Clock High to ECS*, OCS* Asserted	0	15	0	15	0	12	0	10	0	10	ns
6B	Function Code, Size, RMC*, IPEND*, CIOUT*, Address Valid to Negating Edge of ECS*	4	—	3	—	3	—	3	—	3	—	ns
7	Clock High to Function Code, Size, RMC*, CIOUT* Address, Data High Impedance	0	50	0	40	0	30	0	25	0	20	ns
8	Clock High to Function Code, Size, RMC*, IPEND* CIOUT* Address Invalid	0	—	0	—	0	—	0	—	0	—	ns
9	Clock Low to AS* DS* Asserted, CBREQ* Valid	3	20	3	18	2	10	2	10	2	10	ns
9A ¹	AS* to DS* Assertion Skew (Read)	−10	10	−10	10	−8	8	−6	6	−6	6	ns
9B ¹⁴	AS* Asserted to DS* Asserted (Write)	32	—	27	—	22	—	16	—	14	—	ns
10	ECS* Width Asserted	15	—	10	—	8	—	5	—	4	—	ns
10A	OCS* Width Asserted	15	—	10	—	8	—	5	—	4	—	ns
10B ⁷	ECS* OCS* Width Negated	10	—	5	—	5	—	5	—	4	—	ns
11	Function Code, Size, RMC*, CIOUT* Address Valid to Asserting Edge of AS* Asserted (and DS* Asserted, Read)	10	—	7	—	5	—	5	—	3	—	ns
12	Clock Low to AS*, DS*, CBREQ* Negated	0	20	0	18	0	10	0	10	0	10	ns
12A	Clock Low to ECS*, OCS* Negated	0	20	0	18	0	15	0	12	0	11	ns
13	AS*, DS* Negated to Function Code, Size, RMC*, CIOUT*, Address Invalid	10	—	7	—	5	—	3	—	3	—	ns
14	AS* (and DS* Read) Width Asserted (Asynchronous Cycle)	85	—	70	—	45	—	30	—	25	—	ns
14A ¹¹	DS* Width Asserted (Write)	38	—	30	—	23	—	18	—	13	—	ns
14B	AS* (and DS* Read) Width Asserted (Synchronous Cycle)	35	—	30	—	23	—	18	—	13	—	ns

Notes: Temperature must be in range described in the Maximum Ratings.

1. This number can be reduced to 5 ns if strobes have equal loads.
2. If the asynchronous setup time (#47A) requirements are satisfied, the DSACKx* low to data setup time (#31) and DSACKx* low to BERR* low setup time (#48) can be ignored. The data must only satisfy the data-in clock low setup time (#27) for the following clock cycle, and BERR* must only satisfy the late BERR* low to clock low setup time (#27A) for the following clock cycle.
3. This parameter specifies the maximum allowable skew between DSACK0* to DSACK1* asserted or DSACK1* to DSACK0* asserted; specification #47A must be met by DSACK0* or DSACK1*.
4. This specification applies to the first (DSACK0* or DSACK1*) DSACKx* signal asserted. In the absence of DSACKx*, BERR* is an asynchronous input using the asynchronous input setup time (#47A).

Figure 5.102 AC electrical specifications—read and write cycles (*Continued*)

Num.	Characteristic	20 MHz		25MHz		33.33 MHz		40 MHz*		50 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
15	AS*, DS* Width Negated	38	—	30	—	23	—	18	—	13	—	ns
15A ⁸	DS* Negated to AS* Asserted	30	—	25	—	18	—	16	—	14	—	ns
16	Clock High to AS*, DS*, R/W*, DBEN*, CBREQ* High Impedance	—	50	—	40	—	30	—	25	—	20	ns
17	AS*, DS* Negated to R/W* Invalid	10	—	7	—	5	—	3	—	3	—	ns
18	Clock High to R/W* High	0	25	0	20	0	15	0	14	0	14	ns
20	Clock High to R/W* Low	0	25	0	20	0	15	0	14	0	14	ns
21	R/W* High to AS* Asserted	10	—	7	—	5	—	5	—	3	—	ns
22	R/W* Low to DS* Asserted (Write)	60	—	47	—	35	—	24	—	23	—	ns
23	Clock High to Data-Out Valid	—	25	—	20	—	14	—	14	—	14	ns
24	Data-Out Valid to Negating Edge of AS*	8	—	5	—	3	—	3	—	3	—	ns
25 ¹¹	AS*, DS* Negated to Data-Out Invalid	10	—	7	—	5	—	3	—	3	—	ns
25A ^{9,11}	DS* Negated to DBEN* Negated (Write)	10	—	7	—	5	—	3	—	3	—	ns
26 ¹¹	Data-Out Valid to Asserting Edge of DS* Asserted (Write)	10	—	7	—	5	—	3	—	3	—	ns
27	Data-In Valid to Clock Low (Setup)	4	—	2	—	1	—	1	—	1	—	ns
27A	Late B ERR*, HALT* Asserted to Clock Low (Setup)	10	—	5	—	3	—	3	—	3	—	ns
28 ¹²	AS*, DS* Negated to DSACKx* BERR*, HALT*, AVEC* Negated (Asynchronous Hold)	0	50	0	40	0	30	0	20	0	15	ns
28A ¹²	Clock Low to DSACKx*, BERR*, HALT*, AVEC* Negated (Synchronous Hold)	12	85	8	70	6	50	6	40	6	35	ns
29 ¹²	AS*, DS* Negated to Data-In Invalid (Asynchronous Hold)	0	—	0	—	0	—	0	—	0	—	ns
29A ¹²	AS*, DS* Negated to Data-In High Impedance	—	50	—	40	—	30	—	25	—	20	ns
30 ¹²	Clock Low to Data-In Invalid (Synchronous Hold)	12	—	8	—	6	—	6	—	6	—	ns

5. DBEN* may stay asserted on consecutive write cycles.
6. The minimum values must be met to guarantee proper operation. If this maximum value is exceeded, BG* may be re-asserted.
7. This specification indicates the minimum high time for ECS* and OCS* in the event of an internal cache hit followed immediately by another cache hit, a cache miss, or an operand cycle.
8. This specification guarantees operation with the MC68881/MC68882, which specifies a minimum time for DS* negated to AS* asserted (specification #13A in the *MC68881/MC68882 User's Manual*). Without this specification, incorrect interpretation of specifications #9A and #15 would indicate that the MC68030 does not meet the MC68881/MC68882 requirements.
9. This specification allows a system designer to guarantee data hold times on the output side of data buffers that have output enable signals generated with DBEN*. The timing on DBEN* precludes its use for synchronous READ cycles with no wait states.

Figure 5.102 AC electrical specifications—read and write cycles (*Continued*)

Num.	Characteristic	20 MHz		25MHz		33.33 MHz		40 MHz*		50 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
30A ¹²	Clock Low to Data-In High Impedance (Read followed by Write)	—	75	—	60	—	45	—	30	—	25	ns
31 ²	DSACKx* Asserted to Data-In Valid (Asynchronous Data Setup)	—	43	—	28	—	20	—	14	—	13	ns
31A ³	DSACKx* Asserted to DSACKx* Valid (Skew)	—	10	—	7	—	5	—	3	—	3	ns
32	RESET* Input Transition Time	—	1.5	—	1.5	—	1.5	—	1.5	—	1.5	Clks
33	Clock Low to BG* Asserted	0	25	0	20	0	15	0	14	0	14	ns
34	Clock Low to BG* Negated	0	25	0	20	0	15	0	14	0	14	ns
35	BR* Asserted to BG* Asserted (RMC* Not Asserted)	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clks
37	BGACK* Asserted to BG* Negated	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	1.5	3.5	Clks
37A ⁶	BGACK* Asserted to BR* Negated	0	1.5	0	1.5	0	1.5	0	1.5	0	1.5	Clks
39	BG* Width Negated	75	—	60	—	45	—	30	—	30	—	ns
39A	BG* Width Asserted	75	—	60	—	45	—	30	—	30	—	ns
40	Clock High to DBEN* Asserted (Read)	0	25	0	20	0	18	0	16	0	14	ns
41	Clock Low to DBEN* Negated (Read)	0	25	0	20	0	18	0	16	0	14	ns
42	Clock Low to DBEN* Asserted (Write)	0	25	0	20	0	18	0	16	0	14	ns
43	Clock High to DBEN* Negated (Write)	0	25	0	20	0	18	0	16	0	14	ns
44	R/W* Low to DBEN* Asserted (Write)	10	—	7	—	5	—	5	—	5	—	ns
45 ⁵	DBEN* Width Asserted											
	Asynchronous Read	50	—	40	—	30	—	22	—	20	—	ns
	Asynchronous Write	100	—	80	—	60	—	45	—	40	—	
45A ⁹	DBEN* Width Asserted											
	Synchronous Read	10	—	5	—	5	—	5	—	5	—	ns
	Synchronous Write	50	—	40	—	30	—	22	—	20	—	
46	R/W* Width Asserted (Asynchronous Write or Read)	125	—	100	—	75	—	50	—	40	—	ns
46A	R/W* Width Asserted (Synchronous Write or Read)	75	—	60	—	45	—	30	—	25	—	ns

10. These specifications allow system designers to guarantee that an alternate bus master has stopped driving the bus when the MC68030 retains control of the bus after an arbitration sequence.
11. DS* will not be asserted for synchronous write cycles with no wait states.
12. These hold times are specified with respect to strobes (asynchronous) and with respect to the clock (synchronous). The designer is free to use either time.
13. Synchronous inputs must meet specifications #60 and #61 with stable logic levels for *all* rising edges of the clock while AS* is asserted. These values are specified relative to the high level of the rising clock edge. The values originally published were specified relative to the low level of the rising clock edge.
14. This specification allows system designers to qualify the CS* signal of an MC68881/MC68882 with AS* (allowing 7 ns for a gate delay) and still meet the CS* to DS* setup time requirement (specification 8B of the *MC68881/MC68882 User's Manual*).


Figure 5.102 AC electrical specifications—read and write cycles (*Continued*)

Num.	Characteristic	20 MHz		25MHz		33.33 MHz		40 MHz*		50 MHz		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
47A	Asynchronous Input Setup Time to Clock Low	4	—	2	—	2	—	2	—	2	—	ns
47B	Asynchronous Input Hold Time from Clock Low	12	—	8	—	6	—	6	—	6	—	ns
48 ⁴	DSACKx* Asserted to BERR*, HALT* Asserted	—	20	—	25	—	18	—	14	—	13	ns
53	Data-Out Hold from Clock High	3	—	3	—	2	—	2	—	2	—	ns
55	R/W* Asserted to Data Bus Impedance Change	25	—	20	—	15	—	11	—	11	—	ns
56	RESET* Pulse Width (Reset Instruction)	512	—	512	—	512	—	512	—	512	—	Clks
57	BERR* Negated to HALT* Negated (Rerun)	0	—	0	—	0	—	0	—	0	—	ns
58 ¹⁰	BGACK* Negated to Bus Driven	1	—	1	—	1	—	1	—	1	—	Clks
59 ¹⁰	BG* Negated to Bus Driven	1	—	1	—	1	—	1	—	1	—	Clks
60 ¹³	Synchronous Input Valid to Clock High (Setup Time)	4	—	2	—	2	—	2	—	2	—	ns
61 ¹³	Clock High to Synchronous Input Invalid (Hold Time)	12	—	8	—	6	—	6	—	6	—	ns
62	Clock Low to STATUS*, REFILL* Asserted	0	25	0	20	0	15	0	15	0	15	ns
63	Clock Low to STATUS*, REFILL* Asserted	0	25	0	20	0	15	0	15	0	15	ns

44. Explain the meaning of the following DRAM parameters.

- | | |
|---------------------|---------------------|
| a. t_{RC} | b. t_{RAC} |
| c. t_{CAC} | d. t_{RP} |
| e. t_{RAS} | f. t_{CAS} |
| g. t_{RCD} | h. t_{ASR} |
| i. t_{RAH} | j. t_{ASC} |
| k. t_{CAH} | l. t_{CSH} |

45. What is EDO DRAM and what are its advantages over conventional DRAM?



EXCEPTION HANDLING AND THE 68000

We now examine two closely related topics: *interrupts* and *exceptions*. As their names suggest, interrupts and exceptions are *events* that alter the normal execution of a program. An exception is a call to the operating system and shares many of the characteristics of the subroutine. An interrupt is just a hardware exception raised by a peripheral device. An exception is also the point at which the software and hardware of a microprocessor meet.

Examples of exceptions include bus errors caused when the processor fails to complete a memory access, software errors caused by an attempt to execute an illegal instruction, and user-initiated calls to the operating system. An interrupt is just a special case of the exception and is a message to the CPU from a peripheral seeking attention. We look at interrupts from both hardware and software standpoints; in particular, we demonstrate the relationship between interrupts and real-time systems.

Each type of exception has its own *exception handler* code that is responsible for dealing with the recovery from the event that caused the exception. Exception handlers are normally part of the operating system and are written by the *systems* programmer rather than the *applications* programmer. Unlike the subroutine, an exception does not require an explicit target address (e.g., **BSR target**), because the microprocessor reads the address of the appropriate exception handler from a table.

Newer members of the 68000 family have enhanced exception processing characteristics. Note the terminology—exception *processing* refers to the way in which the 68000 responds to an exception, whereas exception *handling* refers to the action carried out by the code that deals with the exception. We cover the 68000's exception processing mechanism first and then deal with the 68010 and 68020 at the end of this chapter. We begin our discussion of exceptions by looking at the interrupt.

6.1

INTERRUPTS

A computer executes instructions *sequentially* unless a jump, a conditional branch, or a subroutine call/return modifies their order. In such cases, any departure from the sequential execution of instructions is determined by the programmer. Such deviations from sequential instruction execution are *synchronous*, because they occur at predetermined points in the program. This arrangement can be very inefficient. Suppose a microprocessor reads data from a keyboard at an average rate of four characters per second. The processor interrogates the status of a memory-mapped peripheral to determine

whether or not a key has been pressed. If no key has been pressed, a branch is made back to the instruction that reads the status of the peripheral, and the cycle continues until a key is pressed. The following program shows how this is done:

KEY_STATUS	EQU	\$F00001	Location of the input status register
KEY_VALUE	EQU	KEY_STATUS+2	Location of the input data register
	LEA	KEY_STATUS,A0	A0 points to key_status
	LEA	KEY_VALUE,A1	A1 points to key_value
TEST_LOOP	BTST	#0,(A0)	REPEAT
	BEQ	TEST_LOOP	Test least significant bit of status
	MOVE.B	(A1),D1	UNTIL least significant bit = 0; Read the data


The instructions `BTST #0,(A0)` and `BEQ TEST_LOOP` constitute a *polling loop*, which is executed until the least significant bit of the status byte is true, signifying that the data from the keyboard is valid. These two instructions take 20 clock cycles to execute, requiring 2 μ s with a 10-MHz clock. Thus, for each key pressed, the polling loop is executed approximately 100,000 times. Quite clearly, this use of a microprocessor is grossly inefficient.

Computers cannot afford to let the CPU to waste its time endlessly going around a polling-loop, because they often have other tasks to perform. A queue of programs may be waiting to be run, a peripheral may need continual attention while another program is being run, or there may be a background task and a foreground task. A technique for dealing more effectively with input/output transactions, called an *interrupt processing mechanism*, has been implemented on virtually all microprocessors.

Figure 6.1 demonstrates how an active-low interrupt request line, IRQ^* , is connected between peripherals and the CPU. Whenever a peripheral wants to take part in an input/output operation, it asserts its IRQ^* output and invites the CPU to deal with the transaction. Note that more than one peripheral can be connected to the CPU's IRQ^* input. The CPU is free to carry out other tasks between interrupt requests from the peripheral.

An interrupt is an *asynchronous* event, because the processor does not know when a peripheral is going to generate an interrupt. When an interrupt occurs, the computer first

Figure 6.1
Implementing
interrupts




decides whether to deal with it (i.e., to *service* it) or whether to ignore it for the time being. If the computer is doing something that must be completed, it ignores interrupts. The time between the CPU receiving an interrupt request and the time at which it responds is called the *interrupt latency*. When a computer responds to the interrupt, it carries out the following sequence of actions:

1. The computer completes its current instruction. All machine-level instructions are *indivisible* and must be executed to completion before the 68000 responds to an interrupt. It is possible to design a CPU that can be interrupted in the middle of an instruction, leaving the remainder of the instruction to be completed after the interrupt has been processed.
2. The contents of the program counter (i.e., the *return address*) must be saved in a safe place to enable the program to continue from the point at which it was interrupted. The program counter is often saved on the stack so that interrupts, themselves, can be interrupted without losing their return addresses.
3. The state of the processor (e.g., the 68000's status word) is saved on the stack as well as the PC. Clearly, it would be unwise to allow the interrupt service routine to modify, say, the value of the carry flag, so that an interrupt occurring before a `BCC` instruction would affect the operation of the `BCC` after the interrupt had been serviced. Servicing an interrupt should have no effect whatsoever on the execution of the interrupted program.
4. A jump is then made to the location of the *interrupt handling routine*, which is executed like any other program. After this routine has been executed, a return from interrupt is made, the program counter is restored, and the system status word is returned to its pre-interrupt value.

The interrupt is *transparent* to the interrupted program because the processor is returned to the state it was in prior to the interrupt. Before we examine how the 68000 deals with interrupts, we describe the sequence of events that take place when an interrupt is encountered (see Figure 6.2).

An interrupt request is so called because it is a *request* that can be denied or deferred. Whenever an interrupt request is deferred, it is said to be *masked*. Sometimes the

Figure 6.2
Dealing with
an interrupt



computer must respond to an interrupt no matter what it is doing. Most microprocessors have a special interrupt request input called a *nonmaskable interrupt request* (NMI) that cannot be deferred and must always be serviced. For example, a low-voltage detector might generate a nonmaskable interrupt as soon as the line voltage begins to drop. The NMI handler shuts down the system in an orderly fashion, before the power drops below a critical level and the computer fails completely. The 68000 has a single level seven, nonmaskable interrupt request called IRQ7*.

An environment in which more than one device can issue an interrupt request requires a mechanism to distinguish between an important interrupt and a less important one. If a disk drive controller generates an interrupt because data is ready to be read by the processor, the interrupt must be serviced before the data is lost and replaced by new data from the disk drive. On the other hand, an interrupt generated by a keyboard interface has over 200 ms before it must be serviced. Therefore, an interrupt from a keyboard can be forced to wait if interrupts from devices requiring immediate attention are pending.

Modern microprocessors support *prioritized* interrupts in which the processor has several interrupt inputs, and each interrupt has a predefined priority. A new interrupt request cannot interrupt the processor unless the request is at a higher level than the current interrupt. The 68000 provides seven levels of interrupt priority.

All the peripherals in Figure 6.1 are connected to the same IRQ* line. Not only are the interrupts unprioritized, but the CPU cannot know which peripheral asserted its IRQ* line. The CPU has to read or *poll* the status of each peripheral in turn until it discovers the interrupter. The 68000 implements a *vectored* interrupt system in which the device that caused the interrupt identifies itself to the CPU.

The 68000's Interrupt Interface

The 68000 offers two schemes for dealing with interrupts. One is vectored and intended for modern 68000-series peripherals, whereas the other is more suited to earlier 8-bit 6800-series peripherals. Figure 6.3 shows the elements that play a role in the 68000's prioritized and vectored interrupt system. Let's quickly run through the sequence of events that take place when the 68000 is interrupted, before we look at the details.


When one of the peripherals in Figure 6.3 requires attention, it asserts its interrupt request output, IRQ*, that is connected to one of the seven interrupt request lines, IRQ1* to IRQ7*. These interrupt requests are fed into a *priority interrupt encoder* that applies a 3-bit code to the 68000's IPL0* to IPL2* inputs representing the highest level of interrupt pending.

The 68000 compares the level of the interrupt with the three interrupt-mask flag bits in its status register, I₂, I₁, I₀. If the requested interrupt is greater than I₂, I₁, I₀, the interrupt is serviced; otherwise, it is ignored.

If the 68000 decides to service the interrupt, it puts out the code 1,1,1 on its three-function code output pins, FC2, FC1, and FC0, to inform the system that an interrupt is about to be serviced. At the same time, the 68000 puts the level of the interrupt being serviced on address lines A₃, A₂, and A₁. The function code and address bits A₃, A₂, and A₁ are fed into an IACK (interrupt acknowledge) decoder that generates one of seven levels of interrupt acknowledge IACK1* to IACK7*. When the interrupting device receives an IACK from the 68000, the device identifies itself to the 68000 by using its IACK vector register, IVEC, to send an *interrupt vector number* to the CPU on the data bus.

The 68000 reads the interrupt vector number from the interrupter and uses it to locate the address of the interrupt handling routine. Figure 6.3 shows that the 68000 stores

Figure 6.3 Overview of the 68000's interrupt handling system




restriction on $IPL0^* - IPL2^*$ is that the interrupt request must be maintained until it is acknowledged by the 68000.

Although it is possible to design peripherals with three interrupt request output lines on which they put a 3-bit interrupt priority code, it is easier to make peripherals with a single interrupt request output and to design external hardware to convert interrupt requests into a suitable 3-bit code for the 68000.

Figure 6.4 describes a scheme for handling interrupt requests. A 74LS148 eight-line-to-three-line priority encoder translates one of seven levels of interrupt request into a 3-bit code. Table 6.1 gives the truth table for this device. The 74LS148 has an EI^* enable input that can be used in conjunction with outputs GS^* and EO^* to handle more than seven levels of priority. In 68000-based systems, EI^* is connected to ground and GS^* and EO^* are ignored.

Figure 6.4 Interrupt request encoding circuit



Note: All IRQ^* outputs should be open-collector or open-drain.

All the 74LS148's inputs and outputs are active-low—the output 0, 0, 0 denotes a level 7 interrupt request, and 1, 1, 1 denotes a level 0 interrupt request (i.e., no interrupt). The interrupt-mask bits of the status register are active-high, so that a level 5 interrupt mask is represented by 101, and a level 5 interrupt request on $IPL0^* - IPL2^*$ is represented by 010.

Table 6.1 reveals that a low level on interrupt request input i forces interrupt request inputs 1 to $i - 1$ into “don't care” states. That is, if $IRQi^*$ is asserted, the state of inputs $IRQ1^*$ to $IRQ(i - 1)^*$ has no effect on the output code $IPL0^*$ to $IPL2^*$. Should two or

Table 6.1 Truth table for a 74LS148 configured as in Figure 6.4

Level	<i>Inputs</i>							<i>Outputs</i>		
	IRQ1*	IRQ2*	IRQ3*	IRQ4*	IRQ5*	IRQ6*	IRQ7*	IPL2*	IPL1*	IPL0*
7	X	X	X	X	X	X	0	0	0	0
6	X	X	X	X	X	0	1	0	0	1
5	X	X	X	X	0	1	1	0	1	0
4	X	X	X	0	1	1	1	0	1	1
3	X	X	0	1	1	1	1	1	0	0
2	X	0	1	1	1	1	1	1	0	1
1	0	1	1	1	1	1	1	1	1	0
0	1	1	1	1	1	1	1	1	1	1

Note: 0 = low level
 1 = high level
 X = don't care

more levels of interrupt occur simultaneously, only the higher value is reflected in the output code to the 68000's IPL0*–IPL2* pins.

Figure 6.4 shows two peripherals connected to the same IRQ line and demonstrates that the 74LS148 does not restrict the system to only seven interrupt generating devices. More than one device can be wired to a given level of interrupt request, as illustrated by peripherals 2 and 3. If either peripheral 2 or 3 (or both) asserts its interrupt request output, a level 2 interrupt is signaled to the 68000, provided that levels 3 to 7 are all inactive. The way in which the 68000 distinguishes between an interrupt from peripheral 2 and one from peripheral 3 is discussed in Chapter 10 when we describe daisy-chaining.

Processing the Interrupt


Interrupts are latched internally and made pending. The 68000 processes certain exceptions before an interrupt if they are also pending. Reset, bus error, address error, and trace exceptions all take precedence over an interrupt. Assuming that none of these exceptions has been raised, the 68000 compares the level of the interrupt request with the value recorded in the interrupt mask bits of the processor status word.

If the priority of the pending interrupt is lower than or equal to the current processor priority denoted by the interrupt mask, the interrupt request remains pending, and the next instruction in sequence is executed. Interrupt level 7 is treated slightly differently, as it is always processed regardless of the value of the interrupt mask bits. In other words, a level 7 interrupt can interrupt a level 7 interrupt. Other levels of interrupt can be interrupted only by a higher level of priority. A level 7 interrupt is *edge-sensitive* and is interrupted only by a high-to-low *transition* on IRQ7*.

When the processor starts to process an interrupt, the level of the interrupt request being serviced is copied into the current processor status word. The interrupt cannot be interrupted unless the new interrupt has a higher priority. Consider the following example.

Suppose that the pre-interrupt interrupt mask is set at level 3. If a level 5 interrupt occurs, it is processed, and the interrupt mask is set to level 5. If, during the processing of this interrupt, a level 4 interrupt is requested, it is made pending even though it has a higher priority than the original interrupt mask. When the level 5 interrupt has been

Figure 6.5
Flowchart for
the interrupt
acknowledge
sequence



Note: UDS* is asserted along with LDS* in a vector acquisition cycle—even though there is no activity on D₀₈–D₁₅.


processed, a return from exception is made, and the former processor status word is restored. As the old interrupt mask was set to 3, the pending interrupt at level 4 is then serviced.

Vectored Interrupts

After the processor has recognized the interrupt, it executes an *interrupt acknowledge* (IACK) cycle and obtains a *vector number* from the interrupting device. Figure 6.5 provides a protocol flowchart showing the sequence of events taking place during an IACK cycle. An IACK cycle is just a modified read cycle. Because the 68000 puts out the function code 1,1,1 on FC2, FC1, and FC0, the interrupting device is able to detect the interrupt acknowledge cycle. At the same time, the level of the interrupt is put out on address lines A_{01} to A_{03} . The IACK cycle should not decode memory addresses on A_{04} – A_{23} , and memory components should be disabled whenever FC2, FC1, and FC0 = 1,1,1.

The interrupting device responds to an IACK by providing a vector number on D_{00} – D_{07} and asserting DTACK*. The remainder of the IACK cycle is identical to a read cycle (see Figure 6.6). If, however, the IACK cycle is not terminated by the assertion of DTACK*, the 68000's bus error input BERR* must be asserted by external hardware to force a spurious interrupt exception (described later). All exceptions push the return address on the stack. Note that the IACK cycle falls between the stacking of the low-order word of the program counter and the stacking of the high-order word.

Figure 6.6 Interrupt acknowledge timing and the IACK cycle



After the peripheral has provided a vector number on D_{00} – D_{07} , the processor multiplies it by four to obtain the address of the pointer to the exception handling routine in the exception vector table. The 68000's memory contains 256 32-bit vectors in the range \$00 0000 to \$00 03FF. Although an 8-bit vector number can specify 256

different pointers, space is reserved in the exception vector table for only 192 pointers to interrupt handling routines—the remaining pointers are allocated to other types of exception. By the way, a peripheral can be programmed to put out vector numbers 0 to 63 during an IACK cycle. In other words, if a peripheral is programmed to respond to an IACK cycle with, for example, a vector number 5, then an interrupt from this device would cause an exception corresponding to vector number 5—the value also appropriate to a divide-by-zero exception.

Figure 6.7 describes the hardware used to implement vectored interrupts. A peripheral asserts its interrupt request output, $IRQ5^*$, which is encoded by encoder IC3 to provide the 68000 with a level 5 interrupt request. When the processor acknowledges this request, it places 1,1,1 on its function code outputs, which is decoded by the three-line-to-eight-line decoder IC1. The $IACK^*$ output from IC1 enables a second three-line-to-eight-line decoder, IC2, that decodes address lines A_{01} to A_{03} into seven levels of interrupt acknowledge. In this case, $IACK5^*$ from IC2 is fed back to the peripheral, which responds by placing its vector number onto the low-order byte of the data bus. If the peripheral has not been programmed to supply an interrupt vector number, it should place \$0F on the data bus, corresponding to an *uninitialized interrupt* vector exception.

Autovectored Interrupt

An interrupting device must identify itself during an interrupt acknowledge cycle. Older peripherals designed for 8-bit processors do not have interrupt acknowledge facilities and cannot respond with the appropriate vector number on D_{00} – D_{07} during an IACK cycle. You could design a subsystem to supply a vector as if it came from the interrupting peripheral. But who wants a single-chip peripheral that needs a handful of components just to provide a vector number in an IACK cycle?

The 68000 supports an alternative scheme for peripherals unable to provide a vector number. If, instead of asserting $DTACK^*$ at the end of an IACK cycle, the 68000's valid peripheral address input, VPA^* , is asserted, the 68000 carries out an autovectored interrupt. VPA^* belongs to the 68000's synchronous data bus control group. When asserted, VPA^* informs the 68000 that the memory access cycle is synchronous and looks like an access to a 6800-series peripheral. During this IACK cycle, the interrupting device does not place a vector number on D_{00} – D_{07} , and the 68000 ignores the contents of the data bus. Instead, the 68000 generates the appropriate vector number internally.

The 68000 reserves vector numbers 19_{16} – $1F_{16}$ for autovectored interrupts on $IRQ1^*$ to $IRQ7^*$, respectively. If, for example, $IRQ2^*$ is asserted followed by VPA^* during the IACK cycle, vector number $1A_{16}$ is generated by the 68000 and the interrupt-handling routine address is read from memory location $4 \times 1A_{16} = \$00\ 0068$.

When several devices assert the same interrupt request line simultaneously, the 68000 cannot distinguish between them. The appropriate autovectored interrupt-handling routine must poll each of the possible requesters in turn and read their interrupt status registers.

The timing diagram of an autovectored IACK sequence is given in Figure 6.8 and is almost identical to the vectored IACK sequence of Figure 6.6, except that VPA^* is asserted shortly after the interrupter has detected an IACK cycle. Because VPA^* has been asserted, wait states are introduced into the current read cycle in order to synchronize the cycle with VMA^* . Remember that this is a dummy read cycle and no device places data on D_{00} – D_{07} .



Figure 6.7 Implementing the vectored interrupt

Figure 6.9 shows a system with a 6800-series peripheral that requests an interrupt by asserting its IRQ^* output. The interrupt is prioritized by IC3, and an interrupt acknowledge signal is generated by ICs 1 and 2 exactly as in the corresponding vectored scheme of Figure 6.7. The interrupting device cannot, of course, respond to an $IACK^*$

Figure 6.8
Timing diagram
of an
autovector
interrupt




signal from IC2. Instead, the appropriate interrupt acknowledge signal from the 68000 is combined with the interrupt request output from the peripheral in a (negative logic) AND gate. The output of the AND gate goes low to assert VPA^* and force an autovector interrupt only when the peripheral has asserted its IRQ^* and the correct level of $IACK^*$ has been generated.

Generating Manual Interrupts with $IRQ7^*$

Occasionally, a 68000 system hangs up and you have to intervene manually. Pressing the reset button is not always a good idea, since the CPU context is lost. An alternative is to connect a manual interrupt button to the nonmaskable $IRQ7^*$ via a *debouncing circuit* to avoid multiple interrupts. When $IRQ7^*$ is asserted by pushing the button, the resulting $IACK7^*$ is detected and VPA^* asserted to generate an autovector interrupt.

I once encountered a system that asserted $IRQ7^*$ to generate a manual interrupt but did not provide an $IACK$ response to complete the cycle—neither $DTACK^*$ nor VPA^* were asserted. I could find no logic anywhere on the board that responded to the interrupt acknowledge. It took a little time to work out what was happening. If an interrupt request is not acknowledged by either the assertion of $DTACK^*$ (vectored) or VPA^* (autovector), the bus cycle must be terminated by the assertion of $BERR^*$ after a suitable timeout. Under these circumstances, a bus error exception is not generated and the

Figure 6.9
Hardware
needed to
implement
autovected
interrupts



processor generates a *spurious interrupt exception*. The designers had used the spurious exception handler routine to deal with manual resets.

Exception Vectors

Each type of exception is associated with a vector, which is the 32-bit absolute address of the appropriate exception-handling routine. Exception vectors are stored in a table of 256 longwords extending from address \$00 0000 to \$00 03FF. Vector numbers 0 to 63 are allocated to exceptions and vector numbers 64 to 255 to interrupt handling routines. Vector numbers 12–14, 16–23, and 48–63, have been reserved for possible future enhancements of the 68000. Some of these have been assigned to the 68010, 68020, and 68030 processors.


Table 6.2 lists the exception vectors, and Figure 6.10 shows the physical location of the 256 vectors in memory. The left-hand column of Table 6.2 gives the vector number

of each exception, which, when multiplied by four, provides the address of the exception vector; e.g., the vector number corresponding to a privilege violation is 8, and the exception vector is found at memory location $8 \times 4 = 32 = \$20$. Therefore, whenever a privilege violation occurs, the CPU reads the longword at location \$20 and loads it into its program counter.

Table 6.2 The 68000's exception vector table

Vector Number	Vector (hex)	Address Space	Exception Type
0	000	SP	Reset—initial supervisor stack pointer
—	004	SP	Reset—initial program counter value
2	008	SD	Bus error
3	00C	SD	Address error
4	010	SD	Illegal instruction
5	014	SD	Divide by zero
6	018	SD	CHK instruction
7	01C	SD	TRAPV instruction
8	020	SD	Privilege violation
9	024	SD	Trace
10	028	SD	Line 1010 emulator
11	02C	SD	Line 1111 emulator
12	030	SD	(Unassigned—reserved)
13	034	SD	(Unassigned—reserved)
14	038	SD	(Unassigned—reserved)
15	03C	SD	Uninitialized interrupt vector
16	040	SD	(Unassigned—reserved)
⋮	⋮	⋮	⋮
23	05C	SD	(Unassigned—reserved)
24	060	SD	Spurious interrupt
25	064	SD	Level 1 interrupt autovector
26	068	SD	Level 2 interrupt autovector
27	06C	SD	Level 3 interrupt autovector
28	070	SD	Level 4 interrupt autovector
29	074	SD	Level 5 interrupt autovector
30	078	SD	Level 6 interrupt autovector
31	07C	SD	Level 7 interrupt autovector
32	080	SD	TRAP #0 vector
33	084	SD	TRAP #1 vector
⋮	⋮	⋮	⋮
47	0BC	SD	TRAP #15 vector
48	0C0	SD	(Unassigned—reserved)
⋮	⋮	⋮	⋮
63	0FC	SD	(Unassigned—reserved)
64	100	SD	User interrupt vector
⋮	⋮	⋮	⋮
255	3FC	SD	User interrupt vector

Figure 6.10
Memory map of
the 68000's
vector table



Although we said that a longword is devoted to each 32-bit exception vector, the *reset* exception (vector number zero) is a special case, because it requires *two* longwords. The 32-bit value at address \$00 0000 is not the address of the reset-handling routine, but the initial value of the *supervisor stack pointer*, A7. The actual reset exception vector is at address \$00 0004. The 68000's designers have been very clever here. The first operation performed by the 68000 following a reset is to load the stack pointer. Until a stack is defined, the 68000 cannot deal with any other type of exception because it needs somewhere to store return addresses. Once the stack pointer has been set up, the reset exception vector is loaded into the program counter and processing continues normally. The reset exception vector is, of course, the cold-start entry point into the operating system.

Another difference exists between the reset vector and all other exception vectors. Remember that the function code pins define the type of address space being accessed by the 68000. The reset exception vector and supervisor stack pointer initial value both lie in supervisor program space, denoted by SP in Table 6.2. When the 68000 accesses these vectors, it puts out a function code of 1,1,0 on FC2, FC1, and FC0, respectively. All other exception vectors lie in supervisor data space (SD), and the function code 1,0,1 is put out on FC2, FC1, and FC0, when one of these is accessed.

Implementing the Exception Vector Table

Although the exception vector table occupies 256 longwords, it is not strictly necessary to fill it entirely with exception vectors. For example, if the system does not implement vectored interrupts, the memory space from \$00 0100 to \$00 03FF does not need to be populated with interrupt vectors. Unless forced to do otherwise, you should always reserve the memory space \$00 0000–\$00 03FF for the exception-vector table, even if you are not using the whole of the table. Furthermore, I would preset all unused vectors to point to the spurious exception handler. This action is wholly consistent with the philosophy of always providing a recovery mechanism for events that may happen and that would cause the system to crash if not adequately accounted for.

Even the humble 8-bit microprocessor has its own rather small exception vector table, invariably maintained in the same read-only memory that holds the processor's operating system. Putting exception vectors in a read-only memory is good because the table is always there immediately after power-up. On the other hand, it is bad because it is inflexible. Once a table is stored in ROM, the vectors cannot be modified to suit changing conditions. You can get around this problem by providing a fixed vector in ROM that points to a second vector in read/write memory. The vector in read/write memory can be modified at runtime to point to the appropriate exception handling routine. This approach increases the time taken to respond to an exception.

Multitasking systems may allocate different exception vectors to each task. Therefore, the exception vector table should be in read/write rather than in ROM. The operating system, held either in ROM or loaded from disk, sets up the exception vector table early in the initialization process following a reset. One item in the exception vector table *must* be in read-only memory—the reset vector.

You might think it necessary to place the whole exception vector table in ROM, because you cannot get an 8-byte ROM just for the reset vector and a 1016-byte read/write memory for the rest of the table. Designers have solved the problem by locating the exception vector table in read/write memory, and overlaying it with ROM whenever an access in the range \$00 0000 to \$00 0007 is made.

Figure 6.11 describes the memory map of a system in which the exception vector table in read/write memory is overlaid with ROM whenever the reset vectors are accessed. The 4 Kbytes of memory in the range \$00 0000 to \$00 0FFF are implemented by read/write memory. As we shall see, the region of RAM at \$00 0000 to \$00 0007 is not accessible by the processor. Read/write memory extending from \$00 0008 to \$00 03FF holds the exception vector table, which is loaded with exception vectors by the operating system. The remaining read/write memory from \$00 0400 to \$00 0FFF is not restricted in use and is freely available to the user or the operating system.


The next 4 Kbytes of memory space from \$00 1000 to \$00 1FFF are populated by read-only memory. The first 8 bytes of ROM, from \$00 1000 to \$00 1007, contain the reset vectors. We have to design the hardware so that a read access to the reset vectors automatically fetches them from the ROM rather than the read/write memory. Whenever the 68000 reads from either \$00 0000 or \$00 0004, it actually accesses locations \$00 1000 or \$00 1004. This arrangement gives us the best of both worlds: The reset vectors are in ROM and all other exception vectors are in read/write memory.

Figure 6.12 demonstrates how you can implement the arrangement of Figure 6.11. The read/write memory is selected when CSRAM* is active-low and the read-only memory is selected when CSROM* is active-low. Here, we are interested in how CSRAM* and CSROM* are generated.

Address lines A₀₁ to A₁₁ select a location within the memory components, and address lines A₁₂ to A₂₃ take part in the address decoding process. Gates IC1, IC2, and IC3 generate an active-low output (labeled BLOCK*) when A₁₄ to A₂₃ are all low. The five-input NOR gate, IC8, produces an active-high output, SELRAM, whenever BLOCK* is low, both A₁₂ and A₁₃ are low, and AS* is active-low. If we were not concerned with re-mapping the reset vectors, the complement of SELRAM could be used to select the RAM components in the 4-Kbyte address range \$00 0000–\$00 0FFF.

SELROM, the output of the five-input NOR gate, IC13, goes active-high when the 4-Kbyte read-only memory space \$00 1000–\$00 1FFF is read by the 68000. We must

Figure 6.11
Overlaying the
read/write
exception
vector table
with ROM




detect a read to the reset exception space (i.e., \$00 0000–\$00 0007) and then disable the read/write memory and enable the ROM.

ICs 4, 5, 6, 7, and 15 (in conjunction with the memory block select signal BLOCK*) generate an active-low reset-vector signal, RESVEC*, whenever the 68000 reads from address \$00 0000–\$00 0007. The SELRAM signal is Nanded with RESVEC* in IC10, to give the active-low signal, CSRAM*, that enables the read/write memory. During a normal access to RAM, RESVEC* is high. If SELRAM goes high, CSRAM* goes low, selecting the read/write memory. Should an access be made to the reset vectors, RESVEC* goes low, forcing CSRAM* high and thereby deselecting the read/write memory. That is, the read-write memory is disabled whenever the reset vector is fetched by the 68000.

The read-only memory is selected by ICs 13, 9, and 14. The ROM select signal, SELROM, from the IC13 is inverted by IC9 and ANDed with RESVEC* in IC14 to give the active-low ROM-enable signal, CSROM*. During a normal access to ROM in the region \$00 1000 to \$00 1FFF, both RESVEC* and SELROM are high, forcing CSROM* low.

If the reset vectors are read, RESVEC* goes active-low, forcing CSROM* low and enabling the read-only memory. Note that the first 8 bytes of the ROM can be accessed either from addresses \$00 0000 to \$00 0007 or from \$00 1000 to \$00 1007.

Figure 6.12 Implementing the overlaid exception vector table of Figure 6.11

Example of an Interrupt Handler

Before we look at the details of the 68000's exception processing mechanism, we demonstrate how you might deal with auto vectored interrupts caused by the 6850 serial interface to be described in Chapter 9. Three components are required: code that configures the peripheral, an interrupt handler that deals with each interrupt, and a vector that tells the 68000 where to find the interrupt handler.

```

ORG      $064                Location of level 1 autovector
DC.L     ACIA_Int            Store vector to interrupt handler in vector table
*
* Setup the ACIA to provide receiver interrupts (see Chapter 9)
*
Setup     MOVE.B   #$03,ACIAC    Reset the ACIA
          MOVE.B   #$91,ACIAC    Set ACIA for receiver interrupt, 8 bits, no parity
          RTS
*
* ACIA interrupt handler (this is called after a level 1 autovector interrupt)
ACIA_Int  MOVEA.L   Pointer,A0    Pick up a pointer to input buffer
          MOVE.B   ACIAC,D0       Read the ACIA's status register
          BTST.B   #7,D0          Test bit 7 of the status (IRQ bit)
          BEQ      ACIA_Ret       If zero then no interrupt from the ACIA
          BTST.B   #0,D0          Test bit 0 of status for input ready
          BEQ      ACIA_Ret       If zero then no data available
          MOVE.B   ACIAD,(A0)+    Read ACIA data and store it in buffer
          MOVE.L   A0,Pointer     Save the pointer
ACIA_Ret  RTE                  Return from exception-all causes

```

Uninitialized Interrupt Vector

During a vectored interrupt, a peripheral identifies itself and the 68000 executes the appropriate interrupt-handling routine without having to poll each peripheral in turn. Before a device can identify itself, the programmer must configure it by loading its interrupt vector register with the appropriate interrupt vector number. If a peripheral is unconfigured and yet generates an interrupt, the 68000 responds by raising an *uninitialized interrupt vector* exception. Peripherals are designed to supply the uninitialized interrupt vector number, \$0F, during an IACK cycle, if they have not been initialized by software since they were reset during the power-up sequence. Their interrupt vector registers are automatically loaded with \$0F following a reset.

Spurious Interrupt

If the 68000 responds to an interrupt request with an interrupt acknowledge cycle, but no device asserts DTACK* or VPA*, the CPU generates a spurious interrupt exception. The spurious interrupt exception prevents the 68000 from hanging up should no peripheral respond to the ensuing interrupt acknowledge. External hardware is required to implement a spurious interrupt exception by asserting BERR* following the nonappearance of either DTACK* or VPA* after an interrupt acknowledge has been detected.

Now that we have covered the interrupt and its hardware, we are going to describe a most interesting feature of the 68000's exception processing mechanism—its user and supervisor states.

6.2

PRIVILEGED STATES AND THE 68000

68000 exception processing is intimately bound up with the notion of *privileged states*. At any instant, the 68000 is in one of two states: *user* or *supervisor*. By forcing user programs to operate only in the user state and by dedicating the supervisor state to the operating system, it is possible to protect the operating system against errors in user programs. The relationship between privileged states and exception processing is quite

simple—an exception always forces the 68000 into the supervisor state. User programs have no direct control over exception processing and interrupt handling.

The higher state of privilege is the supervisor state, which is in force whenever the S bit of the status register (i.e., bit 13) is set to one. Some of the 68000's instructions are privileged and can be executed only when the 68000 is operating in its supervisor state.


Each of the two states has its own stack pointer, so that the 68000 has two A7 registers. The user-mode A7 is also called the user stack pointer, USP. Similarly, the supervisor-mode A7 is called the supervisor stack pointer, SSP. The SSP cannot be accessed from the user state, because an applications program has no *right* to know what the operating system is doing. However, the USP can be accessed in the supervisor state by means of the special `MOVE USP, An` and `MOVE An, USP` instructions.

Confusion over the two stack pointers does not arise, because the user program sees only one stack pointer and the supervisor (operating system) also sees only one program counter.

Figure 6.13 illustrates the status byte of the 68000's status register. The definitions of the bits in the status byte are as follows:

- S** When set, the *supervisor-state bit* indicates that the 68000 is in its supervisor state. When clear, S indicates that the 68000 is in its user state.
- T** When the *trace bit* is clear, the 68000 operates normally. When $T = 1$, the 68000 generates a *trace exception* after the execution of each instruction. The trace exception is used to debug programs.
- I₂, I₁, I₀** The interrupt mask bits, I₂, I₁, and I₀ indicate the level of the current interrupt mask (i.e., 0 to 7).


Figure 6.13
Format of the
status byte of
the 68000's
status register



Following a hard reset when the 68000's RESET* input is asserted, the interrupt mask is set to 111 (i.e., only nonmaskable level 7 interrupts will be serviced), the S bit is set to 1, and the 68000 begins processing in the supervisor state.

All exception processing is carried out in the supervisor state, because an exception forces a change from user to supervisor state. Indeed, the only way of entering the supervisor state from the user state is by means of an exception. The state diagram of Figure 6.14 shows how a transfer is made between the 68000's two states. An exception causes the S bit in the 68000's status register to be set and the supervisor stack pointer

Figure 6.14
State diagram
for the 68000's
user/supervisor
mode
transitions



to be selected at the start of the exception processing. Consequently, the return address is always saved on the supervisor stack and not on the user stack.

How do we know which state the 68000 is in? When the processor is in the supervisor state, the function code from the processor (FC2, FC1, and FC0) is 1,0,1 if the supervisor is accessing *data*, or 1,1,0 if it is accessing an *instruction* from memory.

You can employ the 68000's function code outputs in address decoding circuits to reserve address space for either supervisor or user applications (or even program or data space). Figure 6.15 demonstrates how you can dedicate a region of address space to supervisor applications and protect it from illegal access by user programs. A reminder of how the 68000's function codes are interpreted is provided below:


FC2	FC1	FC0	Memory Access Type
0	0	0	Undefined—reserved
0	0	1	User data
0	1	0	User program
0	1	1	Undefined—reserved
1	0	0	Undefined—reserved
1	0	1	Supervisor data
1	1	0	Supervisor program
1	1	1	1ACK space (<i>CPU space</i>)

Processors later than the 68000 refer to the function code FC2, FC1, and FC0 = 1,1,1 as *CPU space* (rather than interrupt acknowledge space). This change of terminology is necessary because the 68010, 68020, and 68030 microprocessors use the function code output 1,1,1 to indicate new types of cycle, such as the *breakpoint acknowledge* and *coprocessor cycle*.

The change from supervisor to user state is made by clearing the S bit of the status register and is carried out by the operating system when it wishes to run a user program. Four instructions modify the S bit: **RTE**, **MOVE.W<ea>,SR**, **ANDI.W #Literal,SR**, and **EORI.W #Literal,SR**. Instructions that modify the 68000's status byte also modify its condition code byte.

The *return from exception instruction* (**RTE**) terminates an exception handling routine and restores the value of the program counter and status register stored on the stack before the current exception was processed. Consequently, if the 68000 were in its user

Figure 6.15
Using the
function codes
to protect
supervisor
memory space



state before the current exception forced it into the supervisor state, an **RTE** restores the processor to its old (i.e., user) state.

A **MOVE.W <ea>, SR** instruction loads the status register with a new value that can force the system into the user state if the S bit is clear. Similarly, both the Boolean operations **AND immediate** and **EOR immediate** can be used to operate on the S bit. For example, we can clear the S bit by executing an **ANDI.W #\$DFFF, SR** instruction.

Supervisor State and Privileged Instructions

The user state programmer is not allowed to execute certain privileged instructions such as **STOP** and **RESET**. Why? Because the **RESET** instruction forces the 68000's **RESET*** output low and resets any peripherals connected to this pin. Suppose a peripheral is being used by task X. If task Y causes **RESET*** to be pulsed low, task X's peripheral will also be reset. Similarly, a **STOP** instruction halts the processor until certain conditions are met. Clearly, the user state programmer should not be allowed to bring the entire system to a standstill.

The 68000's user/supervisor mechanism protects the operating system from accidental or malicious corruption. You should not think that the user state somehow limits what you can do. The user state simply controls the way in which system resources are accessed. A user can always ask the operating system to perform actions that it cannot carry out directly, although the operating system may deny requests that are harmful to the system as a whole.

The user mode programmer cannot execute instructions capable of modifying the S bit (i.e., **RTE**, **MOVE.W <ea>, SR**, **ANDI.W #\$XXXX, SR**, **ORI.W #\$XXXX, SR**, and **EORI.W #\$XXXX, SR**). Suppose the programmer is either willful or ignorant and tries to set the S bit by executing an **ORI.W #\$2000, SR** instruction? If the programmer succeeds in setting the S bit, he or she will be able to execute privileged instructions and bypass the 68000's security mechanism. Obviously, there is nothing to prevent the programmer from writing this instruction and running the program containing it.

When the program is run, the operation **ORI.W #\$2000, SR**, causes a *privilege violation* exception because this instruction cannot be executed in the user state. The resulting exception changes the state from user to supervisor. Once the exception-handling routine

dealing with the privilege violation has been entered, the user no longer controls the processor. The operating system has now taken over. In other words, in attempting to enter the supervisor state through the front door, the user has fallen through a hole in the floor and is now trapped. The 68000 is in the supervisor state, but it is executing the privilege violation exception handler and not the user's program. The exception-handling routine will probably deal with the privilege violation by terminating the user's program.

6.3

EXCEPTION PROCESSING

In 68000 terminology, *exception processing* refers to the action the 68000 takes when an exception occurs. *Exception handling* refers to the code that deals with the exception. We are now going to look at what happens when the 68000 processes an exception. The 68000 responds to an exception in four phases.

In phase 1, the 68000 makes a temporary internal copy of the *pre-exception* status register and sets $S = 1$ and $T = 0$ in the status register. The S bit is set because all exception processing takes place in the supervisor mode. The T bit is cleared because the trace mode must be disabled during exception processing. If the T bit were set, an instruction would trigger a trace exception that would, in turn, cause a trace exception after the first instruction of the trace-handling routine had been executed—generating an infinite series of exceptions.

A reset or an interrupt request is a special case. After a reset, the interrupt mask bits are automatically set to 1,1,1 to disable all interrupts below level seven. An interrupt causes the interrupt mask bits to be set to the same level as the interrupt currently being processed.

In phase 2, the vector number corresponding to the exception being processed is determined. Apart from vectored interrupts, the vector number is generated internally by the 68000 according to the exception type. Once the processor has determined the vector number, it multiplies it by 4 to calculate the location of a pointer to the exception-processing routine within the exception vector table.

In phase 3, the current CPU context is saved on the stack pointed at by the supervisor stack pointer, $A7$. The CPU context is the information required by the CPU to return to normal processing after an exception. The information saved by the 68000 is called the *most volatile portion* of the current processor context and is saved in a data structure called an *exception stack frame*.

The 68000 divides exceptions into three groups and saves different amounts of information according to the nature of the exception (see Table 6.3). Figure 6.16 illustrates the stack frame for group 1 and 2 exceptions, where only the program counter and the pre-exception system status register (temporarily saved during phase 1) are saved on the stack. The PC and the SR are the minimum information required by the processor to restore itself to the state it was in prior to the exception.

Group 0 exceptions include the reset, bus error, and address error. The information saved following a group 0 exception is more detailed than that for groups 1 and 2 (see Figure 6.17). Two additional items saved in the stack frame by a group 0 exception are a copy of the first word of the instruction being processed at the time of the exception

Table 6.3 68000 Exception grouping according to type and priority

Group	Exception	Characteristics
0	Reset	Aborts all processing and does not save the old machine context
0	Address error	Exception processing begins within two clock cycles
	Bus error	
1	Trace	Exception processing begins before the next instruction
	Interrupt	
	Illegal instruction	
	Privilege violation	
2	TRAP, TRAPV	Exception processing begins with normal instruction execution
	CHK	
	Divide by zero	

and the 32-bit address that was being accessed by the aborted memory access cycle. The third new item is saved in bits 4:0 of the top word on the exception frame and gives the function code displayed on FC2, FC1, and FC0 at the time the exception occurred, together with an indication of whether the processor was executing a read or a write cycle (R/W bit 4) and whether it was processing an instruction or not (I/N bit 3). For example, if the top of stack is \$0012 corresponding to bits 4:0 = 1 0 010, the faulted bus cycle is interpreted as a read cycle (bit 4 = 1), an instruction processing cycle (bit 3 = 0), and a user data access (bits 2:0 = 010).

The information saved on a group 0 exception stack frame is *diagnostic* and can be used by the operating system when analyzing the cause of the exception. When we cover the exception processing capabilities of the 68000's successors, we will discover that they handle group 0 exceptions in a different fashion.

The value of the program counter saved on a group 0 stack frame is the address of the first word of the instruction that lead to the bus fault plus a value between two and ten. The program counter value is indeterminate and does not point at the next instruction following the exception (as it does in the case of group 1 and 2 exceptions). This uncertainty arises because a bus error can happen at any point during the execu-

Figure 6.16
Stack frame for
group 1 and
group 2
exceptions





Figure 6.17
The 68000's
stack frame for
group 0
exceptions




tion of an instruction, and the 68000 does not store enough internal information to deal correctly with a bus error. For example, a `MOVE.L $1234, $3334` instruction might generate a bus error during the instruction fetch, operand fetch, or operand store phases. Although the 68000 cannot return from a group 0 exception, you can write a bus error exception handler to use the information on the stack to create a new stack frame from which a return can be made. This procedure is not recommended. If you wish to implement a return from a group 0 exception you should use a 68010 or a later processor.

The fourth, and final, phase of the exception processing sequence consists of a single operation—the loading of the program counter with the 32-bit address pointed at by the exception vector. Once this has been done, the processor continues executing instructions normally. These instructions are, of course, the exception-handling routine.

When an exception-handling routine has run to completion, the return from exception instruction, `RTE`, restores the processor to the state it was in prior to the exception. `RTE` is a privileged instruction and restores the status register and program counter to the values saved on the system stack. The contents of the program counter and status register, just prior to the execution of the `RTE`, are lost. Figure 6.18 graphically summarizes the way in which the 68000 processes exceptions.

It is important to stress that an `RTE` instruction cannot be used to return from a group 0 exception for two reasons. The first is that the `RTE` pulls the program counter and status register off the stack. Since the group 0 stack frame has a different structure than group 1 and 2 frames, an `RTE` would just not work. The second reason is that the value of the program counter saved on the stack frame after a bus error is not reliable. Some programmers employ a clever trick to return from a bus error. Since the group 0 stack frame contains the value of the instruction at the time of the bus error, you can read the program counter from the stack frame and then search for the instruction that caused the bus error.

Figure 6.18 The 68000's exception processing sequence




6.4

EXCEPTIONS IMPLEMENTED BY THE 68000

We now describe the exceptions implemented by the 68000. Software initiated exceptions occur when certain types of instruction are executed and fall into two categories: those executed deliberately by the programmer and those caused by software errors. Figure 6.19 provides an illustration of the exceptions implemented by members of the 68000 family.

Software errors that lead to exceptions include the address error, the illegal op-code, the privilege violation, the **TRAPV** instruction, and the divide-by-zero error. These exceptions are normally caused by something going wrong and force the operating system to intervene and sort things out. The nature of this intervention is very much dependent on the structure of the operating system. In a multiprogramming environment, the individual task that raised the exception will be aborted, leaving all other tasks unaffected.

Figure 6.19 The 68000 family's exceptions



Address Error An address error exception occurs when the 68000 attempts to access a 16- or 32-bit operand at an *odd* address. Reading a word at an odd address would require two accesses to memory—one to access the odd byte of an operand and the other to access the even byte at the next address. Address error exceptions are generated when the programmer does something silly. Consider the following fragment of code:

```
LEA      $7000,A0      Load A0 with $0000 7000
MOVE.B   (A0)+,D0      Load D0 with the byte pointed at by A0 and increment A0 by 1
MOVE.W   (A0)+,D0      Load D0 with the word pointed at by A0 and increment A0 by 2
```

The third instruction results in an address error exception, because the previous operation, `MOVE.B (A0)+,D0`, increments the contents of A0 by one from \$7000 to \$7001. When the processor attempts to execute `MOVE.W (A0)+,D0`, it finds it is trying to access a word at an odd address.

The bus cycle leading to the address error is aborted, because the processor cannot complete the memory access. The 68000 treats an address error like a bus error (only the interrupt vector number is different). Since the 68020's dynamic bus sizing mechanism permits operands to cross word boundaries, address errors are not generated when the 68020 reads a misaligned operand. However, the 68020 generates an address error exception if it attempts to read an instruction at an odd address.

Illegal Instruction Exception

In the good old days of the 8-bit microprocessor, it was fun finding out what effect *unimplemented* op-codes had on the processor. If, say, the value \$A5 did not correspond to a valid op-code, an enthusiast would try to execute it to see what happened. This situation was possible because the control unit (i.e., instruction interpreter) of most 8-bit microprocessors was implemented by *random logic*. Such control units will interpret the bit pattern of any instruction as a sequence of operations (some of which will have no meaningful effect, and some of which might perform a useful operation).

To reduce the number of gates in the control unit of the CPU, some semiconductor manufacturers have not attempted to deal with illegal op-codes. After all (you might erroneously argue), if users try to execute unimplemented op-codes, they deserve everything they get. In keeping with the 68000's approach to programming, an illegal instruction exception is generated whenever an operation code is read that does not correspond to the bit pattern of one of the 68000's legal instructions.

An illegal op-code exception indicates that something has gone seriously wrong. For example, an op-code might have been corrupted in memory, or a wrongly computed `GOTO` might result in a branch to a region containing nonvalid code. Computed `GOTOS` are implemented by instructions like `JMP (A0,D0)`.

Once an illegal op-code exception has occurred, it is futile to continue trying to execute further instructions, as they have no real meaning. By generating an illegal op-code exception, the operating system can do something about it.

Divide-by-Zero Exception

If a number is divided by zero, the result is meaningless and often indicates that something has gone seriously wrong with the program attempting to carry out the division. For this reason, the 68000's designers decided to make any attempt to divide a number by zero an exception-generating event. Programmers should write their programs so that they never try to divide a number by zero, and therefore the divide-by-zero exception should not arise. This exception is intended as a fail-safe device to avoid the meaningless result that would occur if a number were divided by zero.

CHK Exception The *check register against bounds* instruction has the form **CHK <ea>, D_n** and compares the contents of the specified data register with the operand at the effective address. If the lower-order word in register D_n is negative or is greater than the upper bound at the effective address, an exception is generated. For example, when the instruction **CHK D1, D0** is executed, an exception is generated if

$$[D0(0:15)] < 0 \text{ or } [D0(0:15)] > [D1(0:15)]$$

The **CHK** exception helps compiler writers for languages such as Pascal that have facilities for the automatic checking of array indexes against their bounds. **CHK** works only with 16-bit operands in data registers and cannot be used to test the contents of an address register.

Privilege Violation If the processor is in the user state and attempts to execute a privileged instruction, a privilege violation exception occurs. As well as any operation that attempts to modify the contents of the status register, the **STOP** and **RESET** instructions cannot be executed in the user state.


TRAP Exception The *trap* is an *operating system call* and is one of the most useful software exceptions available to the programmer. Traps are similar to the emulator exceptions we describe next and differ only in their applications. The 68000 provides sixteen instructions of the form **TRAP #0** to **TRAP #15**, which are associated with exception vector numbers 32 to 47 decimal.

Suppose we write a program to run on *all* 68000 systems. The greatest problem in designing *portable* programs is implementing input or output transactions. An input operation on system *P* may be very different from one on system *Q*—system *P* may operate an ACIA in an interrupt-driven mode, whereas system *Q* may use an Intel 8055 parallel port in a polled mode to carry out the same function. Clearly, the device drivers (i.e., the software that controls the ports) in these systems differ greatly in their structures. However, if everybody agrees that, for example, **TRAP #0** means “input a byte,” and **TRAP #1** means “output a byte,” then the software becomes truly portable. All that remains to be done is to write an exception handler for each 68000 system to actually implement the input or output as necessary.

Applications programmers do not wish to worry about the fine details of I/O transactions when writing their programs. One solution is to use a *jump table* and to thread all I/O through this table as Figure 6.20 illustrates. Whoever configures the system inserts the addresses of the actual device drivers in the jump table. Suppose that all console input at the applications level is carried out by the instruction **JSR GETCHAR**. At the address **GETCHAR** in the jump table, the programmer inserts a link, **JMP INPUT**, to the actual routine used by the specific system.

	ORG \$001000	Jump Table
GETCHAR	JMP INPUT	Each procedure is vectored to
OUTCHAR	JMP OUTPUT	the actual procedure that carries
GETSECTOR	JMP DISK_IN	out the appropriate task.
PUTSECTOR	JMP DISK_OUT	
	.	
	.	
	.	

(program continued)

Figure 6.20 Jump table

```

JSR GETCHAR      input character (application call via jump table)
.
.
.
JSR PUTSECTOR    write sector (application call via jump table)

```

This approach to the problem of device-dependency is perfectly respectable, although each application must be tailored to fit the target system. An alternative approach, requiring no modification whatsoever to the applications software, is provided by the **TRAP** exception. The **TRAP** instruction leads to truly system-independent software.

When a trap is encountered, the appropriate vector number is generated, and the exception vector table is interrogated to obtain the address of the trap-handling routine. The exception-vector table fulfills the same role as the jump table in Figure 6.20. The difference is that the jump table forms part of the applications program, whereas the exception vector table is part of the 68000's operating system.

An example of a trap handler is found on the Motorola ECB computer and is known as the "**TRAP #14** handler." The **TRAP #14** exception provides the user with a means of accessing functions without the user having to know their addresses. The versatility of a trap exception can be increased by passing parameters from the user program to the trap handler. The **TRAP #14** handler of TUTOR (the monitor on the Motorola ECB) provides for up to 255 different functions to be associated with **TRAP #14**. Before the trap

is invoked, the programmer must load the required function code into the least-significant byte of D7. For example, to transmit a single ASCII character to port 1, the following calling sequence is used:

```
OUTCH  EQU    248           Equate the trap function to name of activity (i.e., output)
      .
      .
      .
MOVE.B #OUTCH,D7          Load trap function code for Output_a_character in D7
TRAP   #14                Invoke the TRAP #14 handler
```

TRAPV Instruction Exception

When the *trap on overflow* instruction, **TRAPV**, is executed, an exception occurs if the overflow bit, **V**, of the condition code register is set. An exception caused by dividing a number by zero occurs automatically, whereas a **TRAPV** is equivalent to **IF V = 1 THEN exception ELSE continue**. The 68020 extends the **TRAPV** instruction to a general form **TRAPcc**, where **cc** is any of the 68020's conditions.

Emulator Mode Exceptions


The 68000's *line 1010* and *line 1111* emulator exceptions (also called *line A* and *line F* exceptions) provide the systems designer with tools to develop software for new hardware before the hardware has been fully realized. Suppose a company is working on a coprocessor to generate the sine of a 16-bit fractional operand. For commercial reasons, it may be necessary to develop software for this hardware long before the coprocessor is in actual production. By inserting an emulator op-code at the point in a program at which the sine is to be calculated by the hardware, the software can be tested as if the coprocessor were actually present. When the emulator op-code is encountered, an exception is generated and a jump made to the appropriate exception-handling routine. In this routine, the sine is calculated by conventional techniques.

The op-code of a line A exception has the form **\$AXXX**, where the twelve bits represented by the **Xs** are user definable. Line A exceptions are vectored to the location pointed at the contents of location **\$28** and are generally employed to synthesize new instructions. After a line A exception has been encountered, the exception handler can read the instruction that caused the exception (i.e., the **\$AXXX**) and use the **XXX**-field to interpret the instruction. The following fragment of code from a line A exception handler demonstrates how the op-code can be accessed. Note the value of the program counter saved on the stack by the 68000's emulator mode or an illegal op-code instruction is the address of the instruction that caused the exception and not the address of the instruction following the exception. Some exceptions such as the **TRAP** stack the address of the instruction *following* the exception. Figure 6.21 illustrates the operation of this code.

```
LEA      (2,SP),A0          A0 points at the address of the instruction after the exception
MOVEA.L  (A0),A0            Read this address
MOVE.W   (A0),D0            Now read the instruction that caused the exception (the $AXXX)
```

The first instruction, **LEA (2,SP),A0**, loads **A0** with the address of the word under the current top-of-stack; that is, the saved program counter on the supervisor stack. The second instruction, **MOVEA.L (A0),A0**, loads **A0** with the saved program counter. The third instruction, **MOVE.W (A0),D0**, copies the line A instruction that caused the exception into **D0**.

Figure 6.21
Accessing
a line A
instruction



The line F emulator trap has the format \$FXXX and behaves like the corresponding line A trap, except that it locates the vector to its handler at address \$2C in the exception vector table. However, the line F exception is intended to be used to implement coprocessor instructions (in an environment that includes a 68020 or a 68030). When the 68000

encounters a line F exception, it begins exception processing in the normal fashion. But when the 68020 encounters a line F exception, the processor assumes that it is a coprocessor instruction and attempts to speak to the coprocessor by executing a bus cycle. If the instruction is a valid coprocessor instruction, and a coprocessor is installed in the system, the coprocessor completes the cycle normally (by returning a data acknowledge strobe). If no coprocessor is installed, a timeout will occur, and a bus error will be generated in the normal way. In this case, the bus error will cause the 68020 to take the line F exception. The line F exception is therefore reserved either for coprocessor communication or for the software that will emulate the coprocessor.

Because emulator mode exceptions do not save the correct return address on the exception stack frame, the exception handler must deal with this situation. One approach is the following:

```
ADDI.L #2,(2,A7)    Fix the return address on the stack
RTE                Return to the point following the emulator exception
```

In this case, the value of the PC stored on the stack is modified to point at the instruction after the emulator trap so that an RTE can be used normally. Alternatively, you can pull the return address off the stack and make a return manually as the following code demonstrates:

```
MOVE.W (A7)+,SR    Restore the status register and clean the stack
MOVEA.L (A7)+,A0    Pull the PC off the stack and clean the stack
JMP     (2,A0)      Jump to the instruction 2 bytes beyond the PC
```

Trace Mode Exceptions

The 68000 provides an automatic exception generating mechanism called a *trace mode* that forces an exception after the execution of each instruction. The trace mode is active whenever the T bit in the status word is set. When the T bit is 1, a trace exception is automatically generated after each instruction has been executed enabling you to trace, or step through, the execution of a program.

The T bit has to be set in the user mode to trace a user program. However, you cannot set the T bit in the user mode, because the SR can be accessed only by privileged instructions. One solution is to call a supervisor mode function by means of a TRAP instruction. The trap handler can set the T bit of the status register on the supervisor stack before executing an RTE. All the TRAP handler has to do is

```
ORI.W #$8000,(SP)    Set the trace bit of the SR stored on stack
RTE                  Return from exception and restore the SR with the T bit = 1
```

A simple trace facility allows you to dump the contents of all registers on the terminal after the execution of each instruction. Such a crude use of tracing can generate vast amounts of utterly useless information—if the 68000 were clearing an array by executing CLR.L (A4)+ 10,000 times, you would not wish to see the contents of all registers displayed after each CLR.L (A4)+ had been executed.

A better approach is to display only the information needed. Before the trace mode is invoked, the user tells the operating system when to trace instructions. Some of the events that can be used to trigger the display of registers during a trace exception are

1. The execution of a predefined number of instructions. For example, the contents of registers may be displayed after, say, 50 instructions have been executed.
2. The execution of an instruction at a given address. This is equivalent to a breakpoint.

3. The execution of an instruction falling within a given range of addresses or the access of an operand falling within a given range.
4. As event 3, but the contents of the register are displayed only when an address generated by the 68000 falls outside the predetermined range.
5. The execution of a particular instruction. For example, the contents of the registers may be displayed following the execution of a **TAS** instruction.
6. Any memory access that modifies the contents of a memory location; i.e., all write accesses.

These conditions may be combined to create a composite event. For example, the contents of registers may be displayed whenever the 68000 executes a write access to the region of memory space between \$3A 0000–\$3A 00FF.

The **STOP <#data>** instruction does not perform its function when it is traced. The **STOP** instruction loads the 16-bit literal into the status register and then stops further processing until an interrupt (or reset) occurs. If the T bit is set, an exception is forced after the status register has been loaded with the literal following the **STOP** instruction. Upon a return from the trace handler routine, execution continues with the instruction following the **STOP**, and the processor never enters the stopped condition.

Example of Application of Trace Mode Exceptions

Consider the design of a generic trace exception handler. The component parts of the trace handler are

1. A longword at the trace exception vector location pointing to the actual trace handler itself.
2. A mechanism for switching on the trace facility. The switching must be carried out in the supervisor state, since any attempt to modify the status register while in the user mode would result in a privilege violation.
3. A mechanism for returning to (or activating) the user program once the trace mode has been turned on. You cannot use a **JMP** instruction as that would, itself, cause a trace exception once the T bit of the status register has been set.
4. A trace handler that deals with the trace exception. In this case we will assume that the trace handler simply dumps all registers on the screen.
5. A subroutine, **Print_regs**, that can be called by the trace handler to perform the actual printing of the registers. We assume that the subroutine takes the registers off the stack.
6. A mechanism that will permit the tracing to continue or to be suspended. We will assume that after each instruction has been executed, the system waits for a character from the keyboard. If the character is a “T,” the next instruction is printed. If it is not, execution continues without further tracing.
7. A subroutine to input a character from the keyboard and deposit it in D0.B.

The fragments of code required to implement the trace exception handler are provided below. The code fragment **Go** runs the code being traced. Before **Go** is executed, the supervisor stack pointer must be set up with the status register at the top of stack, and the program counter immediately below that.

	ORG	\$00000024	Location of trace vector
	DC.L	TraceH	The trace handler vector
	.		
	.		
	.		
Go	ORI.W	#\$8000,(SP)	Set the trace bit on the stack
	RTE		Now run the (user) program
	.		
	.		
	.		
*	The trace handler		
TraceH	MOVEM.L	D0-D7/A0-A7,-(SP)	Save all registers on the stack (A7=SSP=dummy
*			register)
	MOVE.L	USP,A0	Grab the user's stack pointer and put it on
	MOVE.L	A0,60(SP)	the stack (overwriting the saved SSP).
	JSR	Print_regs	Display all registers on stack
	JSR	Get_char	See if we want to continue tracing
	CMP.B	#'T',D0	Is the character a "T"?
	BEQ	Continue	IF it is THEN continue
	ANDI.W	#\$7FFF,64(SP)	ELSE turn off trace mode
Continue	MOVEM.L	(SP)+,D0-D7/A0-A6	Restore registers (except A7 which is the USP)
	LEA	(4,SP),SP	Move past dummy A7 left on the stack
	RTE		Return from exception

When the 68000 executes an instruction in the target program, a trace exception is forced, since the T bit is set. At the start of the trace exception processing, the values of the program counter and the status register are pushed onto the supervisor stack. The program counter points to the instruction after the instruction that caused the trace exception (i.e., the next instruction), and the status register corresponds to the contents of the status register immediately prior to beginning exception processing.

The trace handler, `TraceH`, pushes all the 68000's registers onto the supervisor stack by means of a `MOVEM.L D0-D7/A0-A7,-(SP)` instruction. Saving these registers means that we can now use the 68000's registers without worrying about corrupting their pre-exception values. You will appreciate, of course, that the value of A7 saved on the stack is supervisor stack pointer. We can replace it (on the stack) with the value of the user stack pointer. The trace handler first loads the USP into A0 and then overwrites the old A7 on the stack with the USP. Thus, when the register display routine is called, it will print D0-D7, A0-A6, and the USP.

After the display routine has been called, a character is input into D0. If it is a T, trace exception continues normally. If not, we access the status register pushed on the stack by the trace exception and clear its T bit.

In the next step, the copies of the registers saved on the stack at the time of the exception are reloaded into the 68000's registers, except for A7. Since A7 is the supervisor stack pointer, we do not have to load it. In any case, the value of A7 on the supervisor stack frame is the USP. After loading all registers except A7, we have to tidy up the stack with a `LEA (4,SP),SP` instruction to step past the USP on the stack.

At this stage the stack is in the same state it was in at the start of exception handling. Executing an `RTE` restores the program counter and the status register to the values they had immediately before the trace exception. The next instruction in the target program will now be executed. If the trace bit is still set, a trace exception will be raised, and the

entire sequence will be repeated. If the trace bit is clear (because we cleared it during the last trace handling), the 68000 will continue normally.

An interesting application of the trace exception is to chart the processor's memory usage by creating a histogram of addresses. Each time a trace exception occurs, the exception handling routine reads the address of the interrupted instruction and records it in a table. As it would be inconvenient to maintain a table of 2^{24} entries (in a 68000 system), addresses are constrained to 256-byte pages. The following code transforms a 24-bit address into a 16-bit page value by stripping off the least significant 8 bits. This address is then used to index into a 64K array (i.e., the histogram), and the current entry is updated. We have to be careful to prevent frequently accessed pages from overflowing when they are full—once an entry reaches 255, it is not updated.

Trace	MOVEM.L	D0/A0-A1, -(A7)	Dump working registers on the stack
	MOVEA.L	(14,A7), A0	A0 points to the PC on the stack
	MOVE.L	(A0), D0	D0 holds the program counter
	LSR.L	#8, D0	Remove the 8 least significant bits of the address
	LEA	Table, A1	A1 points to the 64K table holding the histogram
	CMPI.B	#\$FF, (A1, D0)	Check whether the current entry is full
	BEQ	Trace1	If it is full, we don't want to roll back to 0
	ADDI.B	#1, (A1, D0)	If it isn't full, increment the current page count
Trace1	MOVEM.L	(A7)+, D0/A0-A1	Restore working registers from the stack
	RTE		Return and execute the next instruction

6.5

INTERRUPTS AND REAL-TIME PROCESSING

An interrupt is a request for service from a device requiring attention. The request has its origin in *hardware*, but the response (the servicing of the interrupt) is at the *software* level. It is, therefore, difficult to deal with one aspect without at least some consideration of the other. We have examined how a device signals an interrupt request and how the 68000 begins executing an interrupt-handling routine. Now we look at the impact of the interrupt mechanism on a processor's software—in particular, the design of a *multitasking* system that executes several programs or tasks simultaneously.


Multitasking

Multitasking (or multiprogramming) offers a means of squeezing greater performance out of a processor by chopping programs up into tiny slices and executing slices of different programs one after the other, rather than by executing each program to completion before starting the next. Multitasking should not be confused with *multiprocessing*, which is concerned with the subdivision of a task between several processors.

Figure 6.22 illustrates two *tasks*, or *processes*, A and B, each of which requires different resources (i.e., input/output via a VDT, disk access, and CPU time) during its execution. One way of executing the tasks is *end-to-end*, with task A running to completion before task B begins. Serial execution is clearly inefficient, as, for much of the time, the processor is not actively involved with either task. Figure 6.23 demonstrates how the system can be improved by scheduling the activities carried out by the tasks to make best use of the resources. For example, in time-slot 3, task A is accessing the disk while task B is using the CPU.

Figure 6.22

Two tasks in terms of the resources they require during their execution

**Figure 6.23**

Scheduling the two tasks of Figure 6.22

Resource	Activity					
	Slot 1	Slot 2	Slot 3	Slot 4	Slot 5	Slot 6
VDT1	Task A				Task A	
VDT2	Task B				Task B	
Disk			Task A	Task B		
CPU		Task A	Task B	Task A		Task B

→ Time

If we examine Figure 6.23, it is apparent that two components are needed to implement a multitasking system: a *scheduler* that allocates activities to tasks and a mechanism that *switches between tasks*. The first is called the *operating system* and the second the *interrupt mechanism*.

Real-Time Operating System

It is difficult to define a real-time system precisely, as *real-time* means different things to different people. The simplest definition is that a real-time system responds to a change in its circumstances within a *meaningful* period. For example, if a number of users are connected to a multitasking computer, its operation can be called real-time if it responds to the users almost as if each of them had sole access to the machine. Therefore, a maximum response time of no more than 10 seconds must be guaranteed. Similarly, a real-time system controlling a chemical plant must respond to changes in the reactions fast enough to control them. Here the maximum guaranteed response time may be of the order of milliseconds.

Real-time and multitasking systems are closely related but are not identical. The former optimizes the response time to events while trying to use resources efficiently. The latter optimizes resource utilization while trying to provide a reasonable response time. If this is confusing, consider the postal system. Here we have an example of a real-time process. It offers a nominally guaranteed response time (i.e., speed of delivery) and attempts to use its resources well (i.e., pick-up, sorting, and delivery take place simultaneously). Suppose the postal service were made purely multitasking at the expense of its real-time facilities. In that case, the attempt to optimize resources might lead to the following argument: Transport costs can be kept down by carrying the largest load with the least vehicles. Therefore, all vehicles wait on the East Coast until they are full and then travel to the West Coast, and so on. This would increase efficiency (i.e., reduce costs) but at the expense of degrading response time.

Real-Time Kernel


Operating systems are complex pieces of software. Here, we are concerned only with the *kernel*, or *nucleus*, of a real-time operating system, its *scheduler*. The kernel performs three functions:

1. The kernel deals with interrupt requests. More precisely, it is a *first-level interrupt handler* that determines how a request should be treated. Requests include timed interrupts that switch between tasks after their allocated time has been exhausted, interrupts from peripherals seeking attention, and software interrupts or exceptions originating from the task currently running.
2. The kernel provides a dispatcher or scheduler that determines the sequence in which tasks are executed.
3. The kernel provides an interprocess (intertask) communication mechanism. Tasks often need to exchange information or to access the same data structures. The kernel provides a mechanism to do this. We will not discuss this topic further, other than to say that a message is often left in a mailbox by the originator and is then collected by the task to which it was addressed.

A task to be executed may be in one of three states: *running*, *ready*, or *blocked*. A task is *running* when its instructions are currently being executed by the processor. A task is *ready* if it is able to enter a running state when its turn comes. It is *blocked*, or *dormant*, if it cannot enter the running state when its turn comes. Such a task is waiting for an event to occur (such as a peripheral becoming free) before it can continue. Figure 6.24 gives the state diagram for a task in a real-time system.

The difference between a running task and a waiting or blocked task lies in the task's volatile portion. The *volatile portion* of a task is the information needed to execute the instructions of that task. This information includes the identity of the next instruction to be executed, the processor status word, and the contents of any registers being used by the task.


Figure 6.24
State diagram
of a real-time
system



When a task is running, the program counter, status register, and data and address registers define the task's *volatile environment*. But when a task is waiting or dormant, this information must be stored elsewhere. Real-time kernels maintain a data structure called a *task control block* (TCB) that stores the volatile portion of each task. The TCB is also called a *run queue*, *task table*, *task list*, and *task status table*.

Figure 6.25 provides an example of a task control block. Each task has an identifier that may be a name or a number. In this example the task block pointer, TBP, points to the location of the task's volatile portion. Some systems store the volatile portion of a task in the TCB itself.

Figure 6.25
Task control
block




The *task status* marks the task as *running*, *ready*, or *blocked*. A task is activated (marked as ready to run) or suspended (blocked) by modifying its task status word in the TCB. The *task priority* indicates the task's level of priority, and the *task time allocation* is a measure of how many time slots are devoted to the task every time it runs.

Exception Handling and Tasks

In a so-called *preemptive* real-time operating system, a *real-time clock* (RTC) generates the periodic interrupts used by the kernel to locate the next runnable task and to run it. But how do we deal with interrupts originating from sources other than the RTC? We can regard them as outside the scope of the real-time task scheduling system and service them as and when they occur (subject to any constraints of priority). A more flexible approach is to integrate them into the real-time task structure and treat them like any other user task. We will adopt this latter approach in our examination of a real-time kernel.

Figure 6.26 describes a possible arrangement of an exception handler in a real-time system. When either an interrupt or an exception occurs, the appropriate handler is executed. However, this routine does not service the exception request itself. It locates the task's entry in the TCB and changes its status from blocked to runnable. The next time

Figure 6.26
Exception
handling in a
real-time kernel



that this task is encountered by the scheduler, it may be run if it has a sufficiently high priority. Such an arrangement is called a *first-level interrupt handler*. The strategy of Figure 6.26 can be modified by permitting the first-level interrupt handler to take preemptive action. That is, the interrupt handler not only marks its own task as runnable but suspends the currently running task, as if there had been a real-time clock interrupt.

The real-time interrupt is implemented by connecting the output of a clock generator to one of the 68000's IRQ* inputs. If you allocate IRQ7* to the real-time clock, interrupts from the scheduler will always be recognized. Whenever an RTC interrupt is detected, its first-level handler (i.e., the vector table in the 68000) invokes the scheduler part of the real-time kernel.

There are two fundamental approaches to task scheduling: a *fixed priority* (or *round-robin* scheme) and a *priority scheme*. The round-robin scheme runs tasks in order of their appearance in the TCB. When the task with the highest number (i.e., bottom of the TCB) has been run or found to be blocked, the next task to be run is the task with the lowest number. In a prioritized scheme, entries in the TCB are examined sequentially, but only a task whose priority is equal to the current highest priority is run.


All interrupts and exceptions from sources other than the real-time clock simply mark the associated task as runnable. This action changes the task's status from blocked to runnable and takes only a few microseconds.

Designing a Real-Time Kernel for the 68000

We conclude this section by looking at the skeleton design of a simple real-time kernel for a 68000-based microcomputer. Tasks running in the user mode have eight levels of priority from 0–7. Priority 7 is the highest, and no task with a priority P_j may run if a task with a priority P_i (where $i > j$) is runnable. Each task has a time-slice allocation and may run for that period before a new task is run. Timed interrupts are generated by a hardware timer that pulses IRQ7* low every 20 ms. All other interrupts and exceptions are dealt with as in Figure 6.26.

The highest level of abstraction in dealing with task switching is illustrated in Figure 6.27. A timed interrupt causes the `time_to_run` allocation of the current task to be decremented. When this reaches zero, the task table is searched for the next runnable task and that task is run. The `time_to_run` counter is reset to its maximum value before the next task is run. Interrupts or exceptions other than `TRAP #15` cause the appropriate

Figure 6.27
Real-time kernel



task to be activated. A **TRAP #15** exception allows user programs to access the kernel and to carry out certain actions.

A task control block structure for this system is defined in Figure 6.28. The TCBs are arranged as a circular linked list with each TCB pointing to the next one in the chain. The last entry points to the first. A TCB occupies 88 bytes: a longword pointing to the next TCB, a 2-byte task number, an 8-byte name, a 2-byte *task status word* (TSW), a 70-byte *task volatile portion*, and two reserved bytes. The task volatile portion is a copy of all the working registers belonging to the task at the moment it was interrupted (A0–A7 and D0–D7), plus its program counter and status register. The stored value of A7 is, of course, the user stack pointer (USP) and not the supervisor stack pointer. Figure 6.28 defines the format of the TSW, which consists of a *time_to_run* field, a priority field (0 to 7), and a 2-bit activity field.

The first-level pseudocode program to implement the real-time kernel of Figure 6.27 is as follows:

```

Module: Interrupt_i
  Activate interrupt_i
  RTE
End Interrupt_i

Module: TRAP_#15
  CASE I OF
    1: Kill_task
    2: Activate_task
  
```

(program continued)


```

        3: Create_new task
        4: Suspend_task

    RTE
End TRAP_#15

Module: Timed_interrupt
    Decrement time_to_run
    IF time_to_run=0 THEN
        BEGIN
            Move working registers to TCB
            Save USP in TCB
            Transfer saved PSW from stack to TCB
            Transfer saved PC from stack to TCB
            Find next active task in table
            Load new USP from TCB
            Restore new working registers from TCB
            Transfer new PSW, PC from TCB to stack
            Reset time_to_run
        END
    END_IF
    RTE
End Timed_interrupt.

```

We do not intend to deal with multitasking in great detail; so the level 1 PDL is only partially elaborated to produce the following level 2 PDL:

```

Module Interrupt_i:
    Calculate address of associated task
    Get TSW_address for this task
    Clear bit 1 of the TSW at TSW_address
    Set bit 0 of TSW at TSW_address to label task as waiting
    RTE
End Interrupt_i

Suspend_task:
    Calculate address of associated task
    Get TSW_address for this task
    Set bit 1 of TSW at TSW_address
    Clear bit 0 of TSW at TSW_address to label task as suspended
    RTE
End Suspend_task

Module Timed_interrupt:
    Global variable: Current_pointer
                   : Current_priority
                   : Time_to_run
    Time_to_run := Time_to_run - 1
    IF Time_to_run = 0 THEN
        BEGIN
            Time_to_run := Max_time
            Newtask
        END
    END

```

```



        END_IF
        RTE
End Timed_interrupt

Newtask: {This swaps "task volatile environments"}
        Push A0-A6, D0-D7 on system stack
        Task_volatile_pointer := Current_pointer + 16
        Copy A0-A6, D0-D7 from stack to [Task_volatile_pointer]

```

(program continued)

Figure 6.28
Task control
block arranged
as a linked list



```

Copy PC, SR from stack to [Task_volatile_pointer + 64]
Copy USP to [Task_volatile_pointer + 60]
Mark current task as waiting
Next_task {Find the next runnable task}
Task_volatile_pointer := Current_pointer + 16
Transfer A0-A6, D0-D7 from TCB to stack
Transfer USP from TCB to USP
Transfer PC, SR from TCB to supervisor stack
Transfer A0-A6, D0-D7 from stack to registers
End Newtask

Next_task: {This locates the next runnable task in the TCB}
Temp_pointer := Current_pointer
Temp_priority := Current_priority
Next_pointer := Current_pointer
Next_priority := Current_priority
REPEAT
  IF Next_priority ≥ Temp_priority AND Next_TSW(0:1) = waiting
    THEN
      BEGIN
        Temp_priority := Next_priority
        Temp_pointer := Next_pointer
      END
    END_IF
  Next_pointer := [Next_pointer]
  Next_TSW := [Next_pointer + 14]
  Next_priority := Next_TSW(2:4)
UNTIL Next_pointer = Current_pointer
Current_pointer := Temp_pointer
Current_priority := Temp_priority
End Next_task

```

The next step is to convert the pseudocode into 68000 assembly language form. The only fragments of code provided here are **NEWTASK**, which switches tasks, and **NEXT_TASK**, which locates the next runnable task in the list of TCBs. In order to test the scheduler, we have provided a simple environment for the kernel. The **TRAP #0** exception is employed to call the scheduler to test the code without implementing hardware interrupts.

Tasks 2 and 3 simply display sequences of 2s and 3s on the VDT, respectively. However, task 1 asks for a priority level and loads it into the task status word for task 3. This feature allows us to modify the priority level of task 3 while the system is running. All tasks use the Teesside 68000 simulator for input/output transaction (i.e., via **TRAP #15**).

Initially, all three tasks run. If you enter a priority level of 4 after the prompt, the tasks continue to run in sequence. If you enter 3 or less, task 3 does not run. If you enter 5 or more, only task 3 runs.

We set the initial value of the stack pointer to \$2006. The system is initialized by pushing the PC and SR of the first task on the stack and then jumping to the task switcher. These two push operations move up the stack pointer by a total of 6 bytes to \$2000 (remember that the stack grows *up* to *lower* addresses). This is a nice easy figure to remember and simplifies tracing through the program.

Source file: REALTEST.X68

Assembled on: 92-09-04 at: 00:45:29

by: X68K PC-1.8 Copyright (c) University of Teesside 1989,92

```

1          *          Program to test the real-time kernel
2 000080          ORG      $80          ;Location of TRAP #0 vector
3 000080 00000510    DC.L      KERNEL      ;Pointer to exception handler
4 000400          ORG      $400          ;Program origin
5 000400 4FF82006    LEA      $2006,A7      ;Set up the supervisor stack pointer
6 000404 41F900001000 LEA      TCB,A0      ;Point to the area of three TCBs
7 00040A 323C0041    MOVE.W   #65,D1      ;Clear memory space for three TCBs
8 00040E 4298          CLEAR:  CLR.L      (A0)+
9 000410 51C8FFFC    DBRA     D0,CLEAR
10 000414 41F900001000 LEA      TCB,A0
11 00041A 217C000004B4 MOVE.L   #TASK1,82(A0)      ;Set up the initial PCs in the three
    0052
12 000422 217C000004E4 MOVE.L   #TASK2,170(A0)      ;TCBs. A PC is offset by 82 bytes
    00AA
13 00042A 217C000004FA MOVE.L   #TASK3,258(A0)
    0102
14 000432 317C270000050 MOVE.W   $$2700,80(A0)      ;Set up the initial SRs in the three
15 000438 317C2700000A8 MOVE.W   $$2700,168(A0)      ;TCBs. An SR is offset by 80 bytes
16 00043E 317C270000100 MOVE.W   $$2700,256(A0)
17 000444 317C0013000E MOVE.W   #%010011,14(A0)      ;Set up three initial Task Status
18 00044A 317C00130066 MOVE.W   #%010011,102(A0)      ;Words in the TCBs. A TSW is offset
19 000450 317C001300BE MOVE.W   #%010011,190(A0)      ;by 14 bytes
20 000456 20BC00001058 MOVE.L   #TCB+88,(A0)      ;Set up each Pointer to Next Task in
21 00045C 217C000010B0 MOVE.L   #TCB+176,88(A0)      ;the TCBs. This makes a ring of TCBs.
    0058
22 000464 217C00001000 MOVE.L   #TCB,176(A0)
    00B0
23 00046C 23FC00001000 MOVE.L   #TCB,CRNTPTR      ;Make sure that the kernel is
    001108      ;pointing to a task
24 000476 2F3C000004B4 MOVE.L   #TASK1,-(A7)      ;Create an artificial exception by
25 00047C 3F3C2700    MOVE.W   $$2700,-(A7)      ;pushing the PC and SR for Task1
26 000480 6000008E    BRA      KERNEL      ;Force a first jump to the kernel
27 000484 4E722700    STOP     $$2700
28 000488 2A2A2A544153 MESS1:  DC.B      '***TASK 1*** Input priority for task 3 ',0
    4B20312A2A2A
    20496E707574
    207072696F72
    69747920666F
    72207461736B
    2033202000
29 0004B2 00000002    DS.W      1          ;Force an even address!
30          *
31 0004B4 41F80488    TASK1:  LEA      MESS1,A0      ;Ask for a task3 priority
32 0004B8 1218          TASK1A: MOVE.B   (A0)+,D1
33 0004BA 6700000A    BEQ      TASK1B
34 0004BE 103C0006    MOVE.B   #6,D0
35 0004C2 4E4F          TRAP     #15
36 0004C4 60F2          BRA      TASK1A
37 0004C6 103C0005    TASK1B: MOVE.B   #5,D0      ;Read the priority
38 0004CA 4E4F          TRAP     #15
39 0004CC 04010030    SUB.B   #$30,D1      ;Convert ASCII to priority level
40 0004D0 E509          LSL.B   #2,D1      ;Move it to the priority field

```

(program continued)

```

41 0004D2 023900E30000      ANDI.B  #$E3,TCB+191      ;Clear old priority
      10BF
42 0004DA 8339000010BF      OR.B    D1,TCB+191      ;Store new priority for task3
43 0004E0 4E40              TRAP    #0          ;Call kernel to switch tasks
44 0004E2 60D0              BRA     TASK1        ;and loop back on return
45
      *
46 0004E4 343C0031      TASK2:  MOVE.W  #49,D2          ;Task 2 just prints a string
47 0004E8 123C0032      TASK2A:  MOVE.B  #'2',D1        ;of 50 "2"s
48 0004EC 103C0006              MOVE.B  #6,D0
49 0004F0 4E4F              TRAP    #15
50 0004F2 51CAFFF4              DBRA    D2,TASK2A
51 0004F6 4E40              TRAP    #0          ;Call kernel to switch tasks
52 0004F8 60EA              BRA     TASK2        ;and loop back on return
53
      *
54 0004FA 343C0064      TASK3:  MOVE.W  #100,D2       ;Task 3 just prints 100 "3"s
55 0004FE 123C0033      TASK3A:  MOVE.B  #'3',D1
56 000502 103C0006              MOVE.B  #6,D0
57 000506 4E4F              TRAP    #15
58 000508 51CAFFF4              DBRA    D2,TASK3A
59 00050C 4E40              TRAP    #0
60 00050E 60EA              BRA     TASK3
61
      *
62          00000510      KERNEL:  EQU     *          ;Entry point for the exception
63
      *          ;handler
64
      * Newtask switches tasks by saving the volatile portion of the current
65
      * task in its TCB, transferring the volatile portion of the next task
66
      * to run to the supervisor stack, and then copying all registers on
67
      * the stack to the 68000's registers. The new task is then run by
68
      * copying the new PC and the SR from the TCB to the supervisor stack,
69
      * and then executing an RTE. Newtask runs in the supervisor mode, and
70
      * the supervisor stack is active. Note that all tasks are assumed run-
71
      * nable - bits 1,0 of the TSW are not used in this example. Note: All
72
      * registers (including A7 = SSP) are saved on the supervisor stack at
73
      * the beginning of the exception processing routine. The saved value of
74
      * the SSP is later overwritten with the USP. Doing this, rather than
75
      * leaving a "space" for the USP on the stack, simplifies the coding.
76
      * A2 = CrntPtr      (points to the TCB of the current task)
77
      * A1 = TempPtr      (temporary pointer to a TCB during the search)
78
      * A0 = NextPtr      (pointer to TCB on next task in chain of TCBs)
79
      * D2 = CrntPrtY     (the priority of the current task)
80
      * D1 = TempPrtY     (the priority of a task during the search)
81
      * D0 = NextPrtY     (the priority of the next task in the chain of TCBs)
82
      *
83 000510 48E7FFFF      NEWTASK:  MOVEM.L  A0-A7/D0-D7,-(SP) ;Save all registers on supervisor
      ;stack
84 000514 247900001108      MOVE.L  CRNTPTR,A2      ;Pick up the pointer to this (the
85 00051A 45EA0010      LEA     16(A2),A2      ;current task) and point at its
86 00051E 303C0022      MOVE.W  #34,D0        ;volatile portion.
87 000522 34DF          NEW_1:  MOVE.W  (SP)+,(A2)+      ;Copy all stacked registers to the
88 000524 51C8FFFC      DBRA    D0,NEW_1        ;current TCB to save the task (D0-D7,
      ;A0-A6, dummy USP,PC,SR)
89 000528 4E69          MOVE.L  USP,A1          ;Get the current stack pointer and
90 00052A 2549FFF6      MOVE.L  A1,-10(A2)      ;store it in A7 position in TCB
      ;(i.e., replace SSP by USP)
91 00052E 247900001108      MOVEA.L  CRNTPTR,A2      ;Restore A2 to top of current TCB
92 000534 6124          BSR.S   NEXTTASK      ;before finding the next task.
93 000536 23CA00001108      MOVE.L  A2,CRNTPTR      ;Save pointer to new current task

```

```

94 00053C 45EA0056      LEA      86(A2),A2      ;A2 points at the bottom of the
95                      *          ;volatile portion of the new TCB.
96 000540 303C0022      MOVE.W   #34,D0      ;Copy all registers in the new
97 000544 3F22          NEW_2:  MOVE.W   -(A2),-(SP)    ;volatile portion to the supervisor
98 000546 51C8FFFC      DBRA      D0,NEW_2      ;stack.
99 00054A 246A003C      MOVEA.L  60(A2),A2      ;Move the USP from the new TCB to
100 00054E 4E62          MOVE.L   A2,USP      ;the user stack pointer.
101 000550 4CDF7FFF      MOVEM.L  (SP)+,A0-A6/D0-D7;Move registers on stack to 68000's
102 000554 4FEF0004      LEA      4(SP),SP      ;actual registers except A7, SR, PC.
103                      *          ;Skip past the A7 position on the
104 000558 4E73          RTE          ;stack by loading PS, SR
105                      *          ;and return from exception
106                      *          Next_task locates the next runnable task
107                      *          A2 = Current_pointer
108                      *          A1 = Temp_pointer
109                      *          A0 = Next_pointer
110                      *          D2 = Current_priority
111                      *          D1 = Temp_priority
112                      *          D0 = Next_priority
113                      *          A2 imports Current_pointer and exports new Current_pointer
114                      *
115 00055A 48E7E0C0      NEXTTASK: MOVEM.L A0-A1/D0-D2,-(SP) ;Save working registers
116 00055E 43D2          LEA      (A2),A1      ;Preset ptrs: Temp_pointer :=
                                ;Current_pointer
117 000560 41D2          LEA      (A2),A0      ;Next_ptr:=Current_ptr
118 000562 342A000E      MOVE.W   14(A2),D2      ;D2 := Current_TSW
119 000566 0242001C      ANDI.W   #$001C,D2      ;Mask D2 (TSW) to priority bits
                                ;TSW(2:4)
120 00056A 3202          MOVE.W   D2,D1      ;D1 := Temp_priority
121 00056C 3002          MOVE.W   D2,D0      ;D0 := Next_priority
122 00056E B041          NEXT_1:  CMP.W   D1,D0      ;REPEAT IF Next_priority <
                                ;Temp_priority
123 000570 6B04          BMI.S   NEXT_2      ;THEN locate next TCB in list
124 000572 3200          MOVE.W   D0,D1      ;ELSE Temp_priority :=
                                ;Next_priority
125 000574 43D0          LEA      (A0),A1      ;Temp_pointer := Next_pointer
126 000576 2050          NEXT_2:  MOVE.L   (A0),A0      ;Locate next TCB: Next_ptr :=
                                ;[Next_ptr]
127 000578 3028000E      MOVE.W   14(A0),D0      ;Get TSW of next task in list
128 00057C 0240001C      ANDI.W   #$001C,D0      ;Mask D0 (new TSW) to priority
                                ;bits
129 000580 B5C8          CMPA.L   A0,A2      ;UNTIL Current_ptr = Temp_ptr
130 000582 66EA          BNE      NEXT_1
131 000584 45D1          LEA      (A1),A2      ;A2 = new current task = temp task
132 000586 4CDF0307      MOVEM.L  (SP)+,A0-A1/D0-D2 ;Restore working registers
133 00058A 4E75          RTS          ;Return with A2 pointing at new
134                      *          ;TCB
135 001000              ORG      $1000      ;Set up the three TCBs at
136 001000 00000108      TCB:   DS.B   3*88      ;location $1000
137 001108 00000004      CRNTPTR: DS.L   1      ;Reserve a longword for the
138                      *          ;global variable
139 000400              END      $400

```

We now turn our attention to the 68000's hardware and its reset and bus error exceptions.


6.6

THE RESET AND THE BUS ERROR

We have described the effects of a hardware reset elsewhere and are going to look at this aspect of the 68000 in greater detail. A reset takes place under only two circumstances: at power-up and after total and irrecoverable system collapse. The reset exception has the highest priority and is processed before any other exception that is either pending or being processed. Following the detection of a reset, when the RESET* pin is asserted for the appropriate duration, the 68000 sets the S bit, clears the T bit, and sets the interrupt mask level to seven (i.e., SR = \$2700). The 68000 then loads the supervisor stack pointer with the longword at memory location \$00 0000 and loads the program counter with the longword at memory location \$00 0004. Once this has been done, the 68000 begins to execute its start-up routine. Figure 6.29 illustrates the 68000's reset sequence.

Although the 68000's supervisor stack pointer is set up during the reset, the user stack pointer is not. Systems designers must take care not to switch from supervisor state

Figure 6.29 The 68000's reset sequence



to user state and then forget to preset the user stack pointer. The privileged instruction `MOVE An, USP` can be employed to set up the USP while still in the supervisor state.

We have already stated that the exception vector table is frequently located in read/write memory and demonstrated how you can overlay the first 8 bytes of the read/write memory with ROM containing the reset vectors. The designers of the 68000, in an attempt to minimize the number of pins, have made RESET* a *bidirectional input/output*, thereby complicating the design of the reset circuitry. In normal operation, RESET* is an input, and every device that can be reset is connected to the RESET* pin. Consequently, all devices are reset along with the 68000 at power-up or following a manual reset.

However, when the 68000 executes a `RESET` instruction, its RESET* pin is forced active-low to reset all devices connected to it. This facility permits a system reset under software control without affecting the processor itself. The 68000's RESET* pin must be driven by open-collector or open-drain outputs.

Both the 68000's RESET* and HALT* inputs must be asserted simultaneously during a reset. The HALT* pin is also bidirectional and must be driven by an open-collector or open-drain output. If RESET* and HALT* are asserted together, they must be held low for at least ten clock cycles to ensure satisfactory operation. However, at power-up they must be held low for at least 100 ms after the V_{cc} supply to the 68000 has become established. The 68020 requires that its RESET* be held low for 520 clock cycles for a satisfactory reset. However, the 68020 does not require that HALT* be asserted along with RESET*.

A reset circuit for the 68000 is given in Figure 6.30. IC1, a 555 timer, generates an active-high pulse at its output terminal shortly after the initial application of power. The timer is configured to operate in an astable mode, generating a single pulse whenever it is triggered. The time constant of the output pulse (i.e., the duration of the reset pulse) is determined by resistor R_2 and capacitor C_2 . R_1 and C_1 trigger the circuit on the application of power. The output is buffered and inverted by IC2a to become the system active-low, power-on-reset pulse (POR*) that can be used by the rest of the system as appropriate.

A manual reset facility is provided by an RS bistable constructed from two cross-coupled NAND gates, IC4a and IC4b. The RS bistable debounces the switch to avoid multiple reset pulses. In normal operation, the push button is in the NC (*normally closed*) position, and the output of IC4b is low. When the button is pushed into its NO (*normally open*) position, the output of IC4b rises, generating a reset pulse. The duration of this pulse is determined by the time for which the button is depressed and is likely to be many orders of magnitude longer than the ten-clock-pulse minimum required by the 68000. We should stress that a manual reset should not be used until all other forms of recovery have failed.

Alternative Ways of Remapping the Reset Vectors

Earlier, we looked at how the reset vectors could be relocated in ROM anywhere within the 68000's address space and then remapped to the region \$00 0000 to \$00 0007 during the reset vector fetch. We are now going to look at two other ways of performing this vector remapping.

The reset vector re-mapping scheme we described in Figure 6.12 requires that address lines A_{03} to A_{23} be decoded—a messy operation requiring at least two or more ICs.


Figure 6.30 Control of the 68000's RESET* pin


Figure 6.31 demonstrates how we can remap the reset exception vector more simply. Instead of detecting the address of the reset vector, we can exploit the fact that the first thing the 68000 does after a reset is to read the stack pointer and the reset vector from the exception table.

When RESET* is active-low, the 74LS164 shift register is forced into a reset state, and all its outputs are forced low. The Q_D output is used as the MAP* signal to switch between the RAM and the ROM during the reset vector fetch. The 68000 begins its reset exception processing when RESET* goes inactive-high, which also releases the shift register. Each 68000 bus cycle (caused by AS* being pulsed), clocks the shift register. After four bus cycles, the Q_D output of the shift register goes high.

Another way of remapping the reset exception vector is to provide *shadow ROM*. Consider Figure 6.32, in which 64-Kbyte blocks of ROM and RAM are *both* located in the region \$00 0000 to \$00 FFFF. Of course, only one block of memory is selected at any instant. RS bistable, FF1, is reset at the same time the 68000 system is reset by the POR* signal and the ROM is selected. Therefore, the 68000 powers up with the ROM (containing the whole exception table) mapped from \$00 0000 to \$00 FFFF.

When a *read* access is executed, data is read from the ROM. However, when a *write* access is made, data is written into the RAM at the same address, because the RAM

Figure 6.31
Using a shift
register to
remap the
reset vectors




select logic ensures that the RAM is always selected by a write access. Suppose the programmer executes the following sequence:

COPY	MOVEA.L	#\$00000000,A0	A0 points to the start of the exception table
	MOVE.W	#\$7FFF,D0	There are 32 K-words in the table to move
COPY1	MOVE.W	(A0),(A0)+	Move a word from the ROM to the RAM
	DBRA	D0,COPY1	Repeat until all the table is copied to RAM
	MOVE.B	#1,RAM_SEL	Now select the RAM for reading

This strange-looking code reads a word from an address and then writes it into the *same* address. The data is read from the ROM and stored in the RAM at the same address. When all the data has been transferred, the RAM is selected by setting the RS bistable. Now, all accesses, both read and write, are made to the shadow RAM. The ROM is locked out until the system is once more reset.

Figure 6.32
Using read-write
memory to
shadow RAM



What then are the advantages of this arrangement of shadow RAM? First, the associated control logic is relatively simple. Second, both the monitor and the exception table are in RAM, and each can be modified dynamically. This feature might be very useful during the development of a monitor—a working monitor can be stored in ROM and the new monitor developed in RAM. Finally, it permits the use of low-speed ROM and high-speed RAM. Suppose the monitor/operating system is large and is located in relatively slow ROM. One effect of this might be to introduce wait states if the 68000 has a high-speed clock. By copying the monitor into faster RAM, wait states can be avoided. But note that this would require a wait-state generator to be activated when the ROM is selected and defeated when the shadow RAM is selected. The disadvantage of shadow RAM is that it wastes memory.


Bus Error

A bus error exception is a response to a failed bus cycle. The detection of a bus error has been left to the systems designer, rather than to the 68000 chip itself. All the 68000

provides is an active-low input, BERR*, which, when asserted, generates a bus error exception.

Figure 6.33 gives the timing requirements that the BERR* input must satisfy. In order to be recognized during the current bus cycle, BERR* must fulfill one of two conditions. BERR* must be asserted at least t_{ASI} seconds (the asynchronous input setup time) before the falling edge of state S4, or it must be asserted at least t_{BELDAL} (BERR* low to DTACK* low) seconds before the falling edge of DTACK*. It is necessary to maintain BERR* active-low until t_{SHBEH} seconds (AS* high to BERR* high) after the address and data strobes have become inactive. The minimum value of t_{SHBEH} is 0 ns, implying that BERR* may be negated concurrently with AS* or DS*. If BERR* meets the timing requirement t_{ASI} , it will be processed in the current bus cycle irrespective of the state of DTACK*.

Figure 6.33
Timing diagram
of the 68000's
bus error
input (BERR*)



Typical applications of BERR* are as follows:

1. **Illegal memory access** If the 68000 tries to access memory at an address not populated by memory, BERR* should be asserted. Equally, BERR* may be asserted if you attempt to write to a read-only memory address. A decision as to whether to assert BERR* in these cases is a design decision. It is not mandatory. All 8-bit microprocessors are quite happy to access nonexistent memory or to write to ROM. The philosophy of 68000 systems design is to trap events that may lead to unforeseen circumstances.

2. **Faulty memory access** If error-detecting memory is employed, a read access to a memory location at which an error is detected can be used to assert BERR*. In this way the processor will never try to process data that is in error due to a fault in the memory.
3. **Failure to assert VPA*** If the processor accesses a synchronous bus device, and VPA* is not asserted, BERR* must be asserted after a timeout to stop the system from hanging up and waiting for VPA* forever.
4. **Memory privilege violation** When the 68000 is used in a system with memory management, BERR* may be asserted to indicate that the current memory access violates a privilege. A privilege violation may be caused by an access by one user to another user's program space or by a user to supervisor space. In a system with virtual memory, a memory privilege violation may result from a page-fault, indicating that the data being accessed is not currently in read/write memory. Chapter 7 deals with memory management.

Bus Error Sequence

When BERR* is asserted by external logic, the processor negates AS* in state S7. As long as BERR* remains asserted, the data and address buses are both floated. When the external logic negates BERR*, the processor begins a normal exception processing sequence for a group 0 exception. Once all phases of the exception-processing sequence have been completed, the 68000 begins to deal with the problem of the bus error in the exception-handling routine.

The treatment of the hardware problem that led to the bus error takes place at a software level within the operating system. For example, if a user program generates a bus error, the exception-handling routine may abort the user's program and provide him or her with diagnostic information to help deal with the problem that caused the exception. The information stored on the stack by a bus error exception (or an address error) is to be regarded as diagnostic information only and should not be used to institute a return from exception, as we have already stated. The 68010, 68020, and 68030 processors can execute a return from bus error exception. Before we look at how the 68010 and later processors can recover from a bus error exception, we will discuss the ability of all members of the 68000 family to rerun (i.e., repeat) a bus cycle without performing exception processing.


Rerunning the Bus Cycle

You can deal with a bus error without taking an exception. If, during a memory access, the external hardware detects a memory error and asserts both BERR* and HALT* simultaneously, the processor attempts to rerun the current bus cycle.

Figure 6.34 demonstrates a rerun cycle. A bus fault is detected in the read cycle, and both BERR* and HALT* are asserted simultaneously. As long as HALT* remains asserted, the address and data buses are floated, and no external activity takes place. When HALT* is negated by the external logic, the processor will rerun the previous bus cycle using the same address, the same function codes, the same data (for a write operation), and the same control signals. For correct operation, the BERR* signal must be negated at least one clock cycle before HALT* is negated.

A possible implementation of bus error control in a sophisticated 68000-based system might detect a bus error and assert BERR* and HALT* simultaneously. The rising edge of AS* can be used to release BERR* and then HALT* at least a clock cycle later. This guarantees a rerun of the bus cycle. Of course, if the error is a hard error (i.e., is



Figure 6.34
Rerunning the
bus cycle



persistent), rerunning the bus cycle will achieve little, and external logic will once again detect the error. A reasonable strategy would be to permit a single rerun and, on the next cycle, assert BERR* alone, forcing a conventional bus error exception.

We now look at the logic required to rerun a bus cycle. The memory system in Figure 6.35 returns an active-low error signal when a parity error is detected. To automatically initiate a rerun of the bus cycle, we use the error signal to simultaneously assert BERR* and HALT*. The 68000 responds to BERR* being asserted by negating its address strobe. We can detect the rising edge of the address strobe and use it to negate BERR*. After waiting for at least a cycle, we can release HALT* to permit the rerun.

It does not take an awful lot of logic to perform the operations necessary to rerun a bus cycle, as you can see in Figure 6.35. Flip-flop, FF1, is held in its reset state until the 68000's address strobe goes low. If, during the bus cycle, the memory returns an error

Figure 6.35Bus cycle
rerun logic

signal while the address strobe is still low, the Q_1^* output of flip-flop FF1 goes low to provide the 68000 with a bus error input. The Q_1^* signal is also passed through an OR gate (negative logic) to provide a simultaneous $HALT^*$ input to the 68000.


Since $HALT^*$ must be negated at least a clock cycle after $BERR^*$, we use another D flip-flop, FF2, to provide a suitable delay from which we can generate a $HALT^*$ signal.

The HALT^* input to the 68000 is generated by ORing the output of both the undelayed Q^* (i.e., Q_1^*) and the delayed Q^* (i.e., Q_2^*). This means that HALT^* goes low at the same time as BERR^* but goes inactive high a clock cycle later.

Unfortunately, we have forgotten a vital fact in the design of the logic to rerun a bus cycle following a parity error. If the error is not a soft error but is a *persistent* hard error, rerunning the bus cycle will not achieve a lot. Indeed, the same bus cycle will be rerun an infinite number of times. We want to rerun the bus cycle once and, if that also fails, to assert BERR^* alone to force a normal bus error exception. We can make a very simple modification to the rerun circuit of Figure 6.35—all we need do is to make the circuit ignore a *second* parity error that immediately follows the first one.

In Figure 6.36 a second delay generator, based on a counter circuit, produces a signal that is delayed considerably beyond the HALT^* signal. This delay must be longer than the timeout period of the bus error generator. We can call this a *guard signal*. The guard signal is fed back to the input of the rerun circuit and used to block the error signal from memory when GUARD^* is asserted.


Figure 6.36
Logic necessary
to ensure that a
bus cycle is
rerun only once



Suppose that a parity error occurs, and the rerun generator is triggered. After HALT^* has been released, the bus cycle will be rerun (see Figure 6.37). Unfortunately, in this case the rerun also leads to an error signal from the memory, because the error is persistent. However, this second error cannot trigger the rerun generator, because the guard signal is blocking any error input.

The system will now hang until the guard signal becomes inactive. If this guard period is long enough, the signal from a bus error generator of the type we described earlier can be used to assert BERR^* alone and trigger a normal bus exception.

Figure 6.37
Timing diagram
for Figure 6.36



Double Bus Fault

Before leaving the bus error, we should say a little about the *double bus fault*. This condition is not really an exception in its own right but is a situation in which two exceptions occur in close proximity. Suppose a 68000 system experiences a bus error (or an address error) exception and the processor begins exception processing by saving the program counter on the stack. Now suppose that a second bus error occurs during the stacking of the PC. The 68000 has nowhere to go! It cannot continue normally because of the original exception, and it cannot enter exception processing because of the second exception. In this case, a double bus fault is said to occur, and the 68000 halts. Further execution is stopped, and the HALT* pin is asserted active-low. Only a hard reset will restart the 68000 following a double bus fault.

We are now going to examine how newer members of the 68000 family deal with interrupts.

6.7

EXCEPTION PROCESSING AND THE 68010 AND 68020

Broadly speaking, the 68010, 68020, and 68030 microprocessors build on the exception processing mechanism of the 68000. Table 6.4 shows the way in which the 68000 family has progressed.

We are now going to look at the exception processing architecture of these devices, their interrupt handling capabilities, and the way in which they process exceptions. However, we are first going to discuss a limitation of the 68000 and show how later processors developed.

Table 6.4 Summary of the 68000 exception processing capabilities

Traditional 8-bit Microprocessors	The 68000 Microprocessor	The 68010 Microprocessor	The 68020/30 Microprocessors
<ul style="list-style-type: none"> ◆ Simple interrupt handling with fixed vectors to interrupt handlers ◆ One or two interrupt request inputs ◆ Very limited software exception handling capabilities 	<ul style="list-style-type: none"> ◆ Seven levels of prioritized and vectored interrupts ◆ Extensive range of software exceptions ◆ User and supervisor modes permit protected operating system 	<ul style="list-style-type: none"> ◆ Same as the 68000 but with the ability to recover from a bus error ◆ Ability to implement virtual memory systems ◆ Addition of a vector base register improves its multitasking performance ◆ Making MOVE from SR a privileged instruction transforms the 68010 into a true virtual machine 	<ul style="list-style-type: none"> ◆ Same as the 68010 but with two supervisor state stack pointers ◆ Stack pointer devoted to interrupts and stack pointer devoted to task control blocks in a multitasking environment ◆ The 68020 is ideal for environments supporting both multitasking and extensive interrupt handling

The Virtual Machine

The true *virtual machine* is made possible by the 68010. We intend to introduce the virtual machine by first describing an anomaly in the 68000's instruction set that is corrected in the 68010 and later members of the 68000 family.

The 68000's user mode instructions are entirely compatible with those of the 68010, 68020, and 68030, but with one exception. The 68010 implements the 68000's move from status register instruction (i.e., `MOVE SR, <ea>`) in a different way than the 68000. The 68000's `MOVE SR, <ea>` instruction is *not* privileged, but the 68010's `MOVE SR, <ea>` instruction *is* privileged. The 68010 user programmer cannot read the status register when in the user state, and the user is not allowed to know the state of the machine. A new 68010 instruction, `MOVE CCR, <ea>`, has been implemented to enable the user programmer to read the condition code register. Just why this curious change has been made leads us to the notion of a *virtual machine*.

Sometimes we have to run two operating systems (or applications environments) on the same machine concurrently. Such a situation might arise when users require facilities so diverse (e.g., business and scientific) that no single operating system is sufficient. When two operating systems are run concurrently, each operating system provides a virtual environment for the programs running under it. That is, each user program sees its operating system as the real (i.e., virtual) operating system of the machine itself. In fact, the operating systems are themselves user tasks running under the actual operating system of the machine.

A similar situation exists when a programmer is developing an operating system. The operating system being developed cannot run in the user mode, because it is an

operating system and requires access to the privileged operations associated with the supervisor mode. Equally, it cannot run in the supervisor mode because it is a user task running under the real (i.e., the actual) operating system. In the following discussion we will call the operating system being developed the *virtual operating system* to avoid confusion with the real operating system.

The solution to our dilemma is to run the virtual operating system in the user mode, but to make it appear as if it were really running in the supervisor mode. Whenever the virtual operating system attempts to access a supervisor mode facility, an exception is generated, and the actual operating system emulates in software the requested facility.

The following example indicates how the virtual operating system appears to run on a real machine. Suppose the virtual operating system attempts to read its status register by means of a `MOVE SR, D0` instruction. Since the virtual operating system is actually running under the user mode, a privilege violation exception is generated by the attempt to read the status register. When this happens, the actual (i.e., real) operating system supplies an appropriate value for the SR to the virtual operating system.

Although the 68000 implements some of the facilities required by a virtual machine, a major flaw exists in its architecture. A 68000 program running in the user mode can access the status word by means of a `MOVE SR, <ea>` operation. That is, the virtual operating system can access the real operating system's status register.


A true virtual machine should not allow a user task (e.g., the virtual operating system) to see the status register that reflects the status of the real machine. Consequently, the 68010 makes the 68000's `MOVE SR, <ea>` instruction a privileged operation, so that any attempt by a program in the user mode to access the status register results in a privilege violation exception. The 68010 introduces a new instruction, `MOVE.W CCR, <ea>`, to enable user tasks to access the condition code register byte of the status word. Clearly, it is perfectly reasonable for a user task to access the condition code register. The 68010's new `MOVE CCR, <ea>` instruction is not privileged and copies the CCR into the lower byte of the word specified by the given effective address. The upper byte of this word is filled with zeros.

Unfortunately, making `MOVE SR, <ea>` a privileged instruction and introducing a new move from CCR instruction causes an incompatibility problem between the 68000 and the 68010. A 68000 program with a `MOVE SR, <ea>` instruction will cause a privilege violation exception when run on a 68010. Equally, a 68010 program with a `MOVE CCR, <ea>` instruction will cause an illegal instruction exception when run on a 68000. Either the programs must be modified and reassembled before they are transferred between the 68000 and 68010, or both privilege violation and illegal instruction exception handlers must be written to deal with the compatibility problem automatically. The 68010's virtual machine enhancement is carried over to the 68020 and 68030.

Architecture of the 68010 and the 68020

Figure 6.38 describes the new supervisor mode registers of the 68010 and later members of the 68000 family. The *vector base register*, VBR, is used to relocate the exception vector table anywhere within the processor's memory space. The *alternate function code registers*, SFC and DFC, allow the systems programmer to force a particular value on the function code outputs during a memory access—we return to this point later.

Figure 6.38
Enhancements
of the 68000's
supervisor
mode registers



The most significant enhancement to the 68020 and 68030 is the inclusion of a third stack pointer called the *master stack pointer*, MSP, in addition to the 68000's existing USP and SSP. The 68020 literature renames the supervisor stack pointer the *interrupt stack pointer*, ISP. As we shall see, the ISP can be dedicated to interrupt handling, and the MSP can be used for all other exception handling. First, we are going to introduce some of the instructions required to access these new supervisor state registers.

The **MOVEC** instruction means *move to or from a control register* and is used to access the VBR, SFC, and DFC registers. **MOVEC** is a privileged instruction with the assembly language form,

MOVEC **Rc, Rn**

or

MOVEC **Rn, Rc**

where *Rn* is a general register (A0 to A7 or D0 to D7) and *Rc* is a control register (i.e., VBR, SFC, or DFC). **MOVEC** takes a longword operand, even though only three bits of the SFC and DFC registers are defined. When, for example, a **MOVEC SFC, D0** is executed, bits 3 to 31 of D0 are padded with zeros. Since **MOVEC** permits only *register to register* operations, data must first be loaded into a data or address register before it can be copied into a control register.

The alternate function code registers, SFC and DFC, are used in conjunction with the new 68010 instruction **MOVES** (*move to or from address space*). We should make it clear that the alternate function code registers have a meaning only in systems with memory management units that distinguish between *user address space* and *supervisor address space* or between *program space* and *data space*. The 68000 employs its function

code outputs on FC0 to FC2 to indicate the type of address space being accessed to a MMU (memory management unit). If the address space accessed does not match the type of address space indicated by FC0 to FC2, the MMU issues a bus error exception by asserting BERR*.

This arrangement of processor and MMU suffers from a subtle flaw. When the 68000 is operating in the supervisor mode, it cannot make a memory access to user address space, because all its accesses are to supervisor address space (by definition—that is what being in the supervisor state means). What we need is a method of fooling the MMU into thinking that the microprocessor is operating in the user mode when it is, in fact, operating in the supervisor mode. Why should we want to do this? Such a facility permits the operating system to transfer data to user data space. Equally, it allows the operating system to perform diagnostic tests on user address space.

The 68010 can access any address space from the supervisor mode by means of the privileged instruction **MOVES**, that has the assembly language forms,

```
MOVES    Rn, <ea>
```

and

```
MOVES    <ea>, Rn
```

Rn is a general register (i.e., A0–A7 or D0–D7) and <ea> is an effective address. **MOVES** permits byte, word, and longword operands. If the source operand is in memory, the address space used by the **MOVES** instruction is determined by the source function code register, SFC. Similarly, if **MOVES** specifies a destination operand in memory, the address space is determined by the destination function code register, DFC. Suppose the operating system wishes to read the contents of location \$4 0000, which lies in user address space. The following sequence of operations will perform this task:

```
MOVE.L    #%001,D0      Load D0 with the user data function code 0,0,1
MOVEC.L   D0,SFC         Copy the user space code into the SFC register
MOVES.W   $40000,D1      Read data from the user data space
```

Before we look at the new exception vectors provided for the 68010, etc., we need to make a comment about address space types. The 68000 implements only one special type of bus cycle—the IACK cycle for which FC0, FC1, and FC2 = 1,1,1. Later members of the 68000 family implement several types of special bus cycle. Address bits 16–19 define the type of CPU space, as Figure 6.39 illustrates.

Exception Vectors and the 68010, 68020, and 68030

Whenever the 68000 takes an exception, it reads an exception vector from the appropriate location in the exception vector table in the region \$00 0000 to \$00 03FF. The 68010 and later members of the 68000 family calculate the address of an exception vector in exactly the same way as the 68000 but then add the address of the exception vector to the contents of the 32-bit *vector base register*, VBR, to provide the actual address of the exception vector. Figure 6.40 illustrates how the exception vector table can be re-mapped anywhere within the processor's memory space. The VBR is cleared following a hardware reset, so that a 68010, etc., initially behaves like a 68000.

We can relocate the 68010's exception vector table from its default location \$00 0000 to \$00 8000 by executing the following instructions:

```
MOVE.L    #$8000,D0
MOVEC     D0,VBR
```

Figure 6.39
Interpreting the
68000 family's
CPU space

The breakpoint acknowledge cycle (68010, 68020, 68030)

31	19	16 15 14 13 12	4 3 2 1 0
0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0	0 0 0 0	0 0 0 0 0 0 0 0 0 0 BKPT # 0 0

The MMU access level control cycle (68030)

31	19	16 15 14 13 12	7 6	0
0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 1	0 0 0 0	0 0 0 0 0 0 0 0	MMU register


The coprocessor communication cycle (68020, 68030)

31	19	16 15 14 13 12	5 4	0
0 0 0 0 0 0 0 0 0 0 0 0	0 0 1 0	CPID	0 0 0 0 0 0 0 0	CP register

The interrupt acknowledge cycle (68000, 68010, 68020, 68030)

31	19	16 15 14 13 12	5 4 3 2 1 0
1 1 1 1 1 1 1 1 1 1 1 1	1 1 1 1 1	1 1 1 1	1 1 1 1 1 1 1 1 1 1 Level

Figure 6.40
Using the VBR to
remap the
exception
vector table



The 68010's VBR supports multiple exception vector tables. Simply reloading the VBR selects a new exception vector table anywhere in the 68010's address space. Such a facility might be useful in multitasking systems, in which each task maintains its own copy of the exception vector table. For example, the various tasks may treat, say, a divide-by-zero exception in different ways. If each task shared the same exception vector table, the exception handler would have to determine which task generated the current divide-by-zero exception and then call the corresponding procedure.

With a VBR, you do not have to worry about how to implement the exception vector table (i.e., the need to put the supervisor stack pointer and initial program counter at \$00 0000 and \$00 0004 in ROM). You can locate ROM in the range \$00 0000–\$00 03FF to provide an initial exception vector table and then load the VBR to move the table anywhere in the 68010's memory space.

This initial exception vector table is in ROM and cannot be modified. Once the system is up and running, the exception vector table can be relocated in any suitable block of read/write memory merely by modifying the contents of the VBR. Remember that

the VBR is loaded with zero following a hardware reset, and therefore, the 68010 automatically emulates the 68000's mode of exception vector generation until the operating system explicitly loads an offset into the VBR.

**Stack Frames
of the 68020
and 68030**


Before we look at the interrupt handling capabilities of the new members of the 68000 family, we are going to describe the 68020's stack frames. The 68010 has only one new stack frame, whereas the 68030 and later processors have *six* stack frames. Moreover, these processors provide no simple three-word 68000-type stack frame—all stack frames include at least four words. The first four words of all stack frames are identical and comprise (starting at the top-of-stack): status register, program counter, stack frame format, and vector offset.

The *format* or *type* of the stack frame is stored in bits 12–15 of the word at address $[SP] + 6$. Bits 0–11 of this word contain the *vector offset*, which is the exception number multiplied by four. The vector offset is the index into the exception vector table and permits the exception handler to determine the nature of the exception that invoked it. The format is read by the processor when it executes a return from exception. (Otherwise, how would the processor know much information to restore when it encountered an RTE?)

Figures 6.41 to 6.46 describe the 68020's six stack frames. The *name* of the stack frame is determined by the binary value of the frame's format; for example, if the format code is 1010, the stack frame is called *stack frame ten*. Note that some of these stack frames are designed to deal with new exceptions involving external hardware, such as the coprocessor or MMU. Stack frame 0 (Figure 6.41) has a four-word structure and is used by the following exceptions:


- Interrupts
- Format error
- TRAP #N
- Illegal instruction
- A-line and F-line instructions
- Privilege violation
- Coprocessor pre-instruction

Figure 6.41
The 68020's
stack frame 0



Stack frame 1 (Figure 6.42) is the so-called *throwaway* frame used during interrupt processing when a change from *master* state to *interrupt* state is made (we will describe the 68020's interrupt processing next). When the M bit of the SR is set, the exception stack frame is saved on the stack pointed at by the 68020's *master stack pointer*, MSP. If

Figure 6.42
The 68020's
stack frame 1




the exception is an interrupt, a second copy of the stack frame (i.e., a type 1 stack frame) is pushed onto the stack pointed at by the ISP and the M bit is cleared.

Stack frame 2 (Figure 6.43) employs a six-word structure and is used by the following exceptions:

CHK, CHK2
ccTRAPcc, TRAPcc, TRAPV
Trace
Divide by zero
MMU configuration
Coprorocessor postinstruction

Figure 6.43
The 68020's
stack frame 2



Stack frame 9 (Figure 6.44) stores ten words and is used by the following exceptions:

Coprorocessor mid-instruction
Main-detected protocol violation
Interrupt detected during coprocessor instruction

Stack frame 10 (Figure 6.45) stores 16 words on the stack and is used when an address error or bus error exception occurs at an *instruction boundary*. This is called a *short bus cycle fault format*, since it is relatively easy to return from an exception at an instruction boundary. With 46 words, stack frame 11 (Figure 6.46) is the 68020's longest stack frame, and is used when an address error or a bus error exception occurs during the execution of the faulted instruction.

The 68040's exception processing mechanism is, essentially, the same as that of the 68020 and 68030. However, the 68040 implements only *five* stack frames. Its stack

Figure 6.44
The 68020's
stack frame 9





Figure 6.45
The 68020's
stack frame 10




frames 0, 1, and 2, are the same as those of the 68020. It implements two new stack frames: a 6-word format 3 frame for floating-point post-instructions, and a 30-word format 7 frame for bus errors.

The 68060 implements *four* stack frames. Its format 0 and 1 frames are like those of the 68020, and its format 3 stack frame is like that of the 68040. It implements a new 8-word format 4 stack frame to deal with bus errors and illegal and unimplemented instruction exceptions. The 68060 returns to the 68000's two stack pointer model (USP and SSP), and drops the 68020's ISP.

**Interrupt
Processing and
the 68020**

The 68020's interrupt interface is virtually the same as that of the 68000. Because the 68020 does not implement synchronous bus cycles and lacks a VPA* pin, it employs a new input called AVEC* (autovector) to handle autovectored interrupts. When an interrupting device requests an autovectored interrupt, the peripheral detects the IACK cycle and responds by asserting the 68020's AVEC* input.

Figure 6.46
The 68020's
stack frame 11




The other enhancement of the 68020's interface is the addition of an *interrupt pending output* pin, IPEND*. The 68020 asserts IPEND* to indicate to external hardware that an interrupt request has been recognized and is at a higher priority than that reflected by the interrupt mask. As its name suggests, IPEND* indicates that an interrupt is pending. IPEND* is negated during the S0 state of the following interrupt acknowledge cycle. Most systems do not use the IPEND* output.

A major extension to the 68000 family's exception processing mechanism implemented by the 68020 and 68030 (but not the 68060) is the inclusion of an additional supervisor state stack pointer, the *master stack pointer*, MSP. At any instant, one of *three* stack pointers is active in a 68020 system. Following a reset, the 68020's M bit (bit 12 of its status register) is cleared and the interrupt stack pointer, ISP, is selected. The 68020's ISP is the default supervisor state stack pointer and corresponds to the 68000's SSP. When the 68020 is in its supervisor mode, you can set its M bit to select the master stack pointer, MSP. Consequently, the systems mode programmer has a choice of two stack pointers. The relationship between the S and M bits and the stack pointers are summarized in Figure 6.47.

Why does the 68020 need yet another stack pointer? It doesn't, but the provision of separate stacks for interrupts and exceptions has advantages. Consider the type of multitasking system we described earlier in this chapter. When the processor switches from one task to another, the processor context required to rerun the task just switched off must be saved. Members of the 68000 family save the return address and status

Figure 6.47
The 68020's
S and M
status bits



word on the supervisor stack. As we have seen, the operating system copies the processor context of the interrupted task from the stack to the task's control block, loads the context of the next task on the stack, and then executes an **RTE** to activate the new task.

Suppose that an interrupt occurs while a task is being processed. The interrupt's stack frame is stored on the task's stack. If interrupts are heavily used, a task might require an enormous task control block just to store interrupt stack frames. Moreover, each task must have an equally large TCB to store interrupt stack frames generated while the task was active. The solution implemented by the 68020 is to provide two separate supervisor-state stacks. One stack is dedicated to multitasking (and general-purpose supervisor state applications) and the other to interrupt processing. That is, interrupts automatically store their context on an entirely separate stack. In this way, the systems designer does not have to worry about saving interrupt information within a task's TCB.

The 68020 uses its master stack pointer, MSP, to maintain a general-purpose stack and its interrupt stack pointer, ISP, to maintain a stack dedicated to interrupt handling. Following a reset, $M = 0$, and the 68020 behaves like the 68000 and uses a single supervisor stack pointer, the ISP, for all exception processing. When the M bit of the status register is set to 1 by the operating system, both the 68020's supervisor-state stacks are activated. By switching the master stack pointer each time a new task is activated, a separate master stack pointer can be assigned to each task in a multitasking environment. Once the M bit has been set, interrupts use the interrupt stack pointer and not the master stack pointer. Remember that when we refer to a task's stack, we are talking about information the operating system needs to activate a task and not the task's own private stack that it maintains in user space.

When the 68020 processes an interrupt (but not any other exception), it tests the status of the M bit *after* the processor context has been saved on the currently active supervisor stack. If the M bit is clear, exception processing continues normally (since there is only one supervisor-state stack that is pointed at by the ISP).

If the M bit in the status register is set, the processor clears it and creates a so-called *throwaway* exception stack frame on top of the interrupt stack. There are now *two* interrupt stack frames, one on each of the supervisor-state stacks. This second throwaway stack frame on the interrupt stack contains the same program counter value and vector offset as the frame created on top of the master stack. However, the stack frame on top of the interrupt stack has a format number of 1 instead of 0 or 9.

The copy of the status word on the throwaway frame is the same as the version in the frame on the master stack, except that the S bit is set and the M bit is cleared in the version placed on the interrupt stack. The version of the status word on the master stack may have $S = 0$ or $S = 1$, depending on whether the processor was in the user or supervisor state before the interrupt. Interrupt processing then takes place in the normal way, except that the ISP is the active stack pointer.

As we have just said, at the end of the interrupt processing sequence, the processor's S bit is set and its M bit cleared. The appropriate interrupt handler is then executed. When a return from exception is executed, the processor reads the status register from the throwaway frame on the interrupt stack, increments the active stack pointer by 8 to collapse the throwaway stack, and begins RTE processing again. This repetition may seem strange, but remember that there are two stack frames (one on the ISP stack and one on the MSP stack).

New 68020 and 68030 Exceptions

The 68020 provides two new instructions capable of generating exceptions, the **CHK2** and **TRAPcc**. These are, in fact, extensions of the 68000's existing **CHK** and **TRAPV** instructions. Other new exceptions are concerned with the coprocessor interface, the format error, and the 68030's memory management unit.

TRAPcc (Trap on Condition cc) The **TRAPcc** exception causes an exception if condition cc is true when the instruction is executed. The condition specified by cc represents one of the 68000's sixteen conditions and is the same as the branch conditions **Bcc**. The exception routine called by the **TRAPcc** instruction is located at the same address as that called by a **TRAPV** instruction (the vector number is 7, and the exception vector offset is $4 \times 7 = 1C_{16}$). The address saved on the stack is the address of the instruction *following* the instruction that caused the exception. A **TRAPcc** instruction has three possible formats:

```
TRAPcc
TRAPcc.W    #<d16>
TRAPcc.L    #<d32>
```

A **TRAPcc** can take no extension, a word extension, or a longword extension. These optional extensions have no effect on the execution of the **TRAPcc** exception itself and can be used to pass a parameter to the **TRAPcc** exception handling routine. Since the **TRAPV** and **TRAPcc** exceptions share the same exception vector, it is up to the writer of the exception handlers for these instructions to take the appropriate course of action.

The **TRAPcc** instruction is one of the few 68000 family instructions that you have to be able to decode, because only one exception vector number is reserved for all its variants. The structure of this instruction is

```
0101 xxxx 11111 yyy
```

The four x's represent a 4-bit condition field that defines one of the conditions listed in Table 6.5. The three y's represent an operating mode field that defines the size of the instruction. If $yyy = 010$, the **TRAPcc** is followed by a word-size operand. If $yyy = 011$, the operand is a longword, and if $yyy = 100$, no operand follows the **TRAPcc**.


Consider the execution of a *trap on minus* instruction, **TRAPMI.W #0120**. We will assume that the instruction has a word extension with the value \$0120. Its op-code is,

Table 6.5
Encoding the
TRAPcc's
condition field

CC	Carry clear	0100	LS	Lower or same	0011
CS	Carry set	0101	LT	Less than	1101
EQ	Equal	0111	MI	Minus	1011
F	Never true	0001	NE	Not equal	0110
GE	Greater or equal	1100	PL	Plus	1010
GT	Greater than	1110	T	Always true	0000
HI	Higher	0010	VC	Overflow clear	1000
LE	Less or equal	1111	VS	Overflow set	1001

therefore, 0101 1011 11111 010. Figure 6.48 shows the state of the stack after this instruction has been executed when the N bit of the CCR was set (i.e., the exception is taken).

Figure 6.48
Exception
processing and
the TRAPcc



In the exception handling routine, we might need to find out which condition generated the trap. We have to examine the op-code of the instruction to determine whether it was a TRAPV or a TRAPcc. Then we have to extract the condition code field, as in the following fragment:

```
* TRAPcc exception handler
MOVE.W ([8,A7]),D0      Read the op-code of instruction that caused TRAP.
MOVE.W #12,D2           Load D2 with 12 for use as a shift counter.
```

MOVE.W	D0,D1	Make a copy of the op-code
AND.W	#\$F000,D1	Mask the op-code down to the 4 most significant
LSR.W	D2,D1	bits. Shift D1 right 12 places.
CMP.W	#\$5000,D1	IF the instruction is not TRAPcc
BNE	Not_cc	THEN go somewhere else
TRAPcc	AND.W	Mask the op-code to the condition field
.	#\$0F00,D0	Deal with it.
.	.	

You could write some adventurous code to execute the appropriate `TRAPcc` handler:

LEA	JumpTab,A0	A0 points to table of pointers to 16 TRAPcc handlers
BFEXTU	([8,A7]){4:4},D0	D0 contains the condition code field of the TRAPcc
JMP	([A0,D0.W*4])	Execute the appropriate handler

Consider the bit field instruction `BFEXTU ([8,A7]){4:4},D0`. This reads the location 8 bytes from the stack pointer (i.e., the address of the instruction that caused the trap) and uses it to access memory. The word at this location is the `TRAPMI`. The `BFEXTU` reads the 4-bit bit field at 4 bits from the most significant bit of the instruction (i.e., the condition field of the op-code) and deposits it in D0.

The next instruction `JMP ([A0,D0.W*4])` multiplies the offset in D0 by 4, adds it to a base address A0, and reads the location at this address (i.e., the vector to the exception handler for the appropriate condition). The 68020 then jumps to this location and begins executing the trap handler.

CHK2 (Check Against Bounds 2) The `CHK2` instruction is an extension of the 68000's existing `CHK` instruction. `CHK2` has the assembly language form `CHK2 <ea>,Rn` and can take byte, word, and longword operands. The value in register Rn is compared with the lower and upper bounds at the address specified by <ea>. An exception is called if

`Rn < lower bound`

or if

`Rn > upper bound`

The `CHK` and the `CHK2` instructions share the same exception vector, and, therefore, the same exception handling routine. Suppose you are accessing an array of bytes and the array extends from \$20 1200 to \$20 12FF in memory. You might employ the following code:

LEA	(A3,D4.W),A5	A5 points to the next element
CHK2.L	Bound,A5	Check address against bounds
.		Continue if no violation
.		
.		
Bound	DS.L	\$201200,\$2012FC
		Lower and upper bounds

Format Error Exception The various members of the 68000 family save different amounts of information on an exception stack frame, depending on the nature of the exception being processed. For example, the 68000 has two possible stack frames and the 68020 has six. Each of these stack frames has a format that defines its size and the type of information stored in it. When a return from exception is made by an `RTE` instruction, it

is necessary to restore information from the stack frame to the processor. The 68020 determines the type of stack frame by reading the format number on the stack frame, which is held in bits 12–15 of the word that contains the vector offset. A format error exception takes place when the processor encounters an **RTE** instruction and the information saved in the stack frame does not match that specified by the frame’s format number.

cpTRAPcc Exceptions The **cpTRAPcc** exception causes a trap if the selected condition code of the coprocessor is true. Chapter 7 describes the coprocessor. All we need to say here is that you can force an exception on the coprocessor’s condition code register (which is not the same as the 68020’s CCR).

Privilege Violation Exception In addition to the 68000’s privileged instructions, the 68010, 68020, and 68030 generate privilege violation exceptions for the following privileged instructions:

Supervisor Mode Instructions	Coprocessor Instructions	MMU Instructions
MOVEC	cpRESTORE	PFLUSH
MOVES	cpSAVE	PLOAD
		PMOVE
		PTEST

68020 Trace Mode The 68020 implements a modest improvement in the 68000’s trace mode by including a *trace filter*. The 68020’s status register has two trace bits, T_1 and T_0 , which are bits 15 and 14 of the status register, respectively. The effect of these bits is as follows:

Trace Bit		Trace Function
T_1	T_0	
0	0	No tracing
0	1	Trace on change of program flow
1	0	Trace on any instruction
1	1	Undefined state—reserved

The new mode provided by the 68020 is activated when $T_1, T_0 = 0, 1$. A trace exception is generated only when a change of flow takes place, caused by the execution of, for example, a **BRA**, **JMP**, **TRAP**, and return instruction. The 68020 considers a change of flow to take place when the status register is modified.

Multiple Exceptions and the 68020/30 Since two or more exceptions can occur at the same time, the processor must prioritize competing exceptions. Table 6.6 defines the 68020/30 fixed prioritization scheme for exceptions. Exceptions that include the prefix “Cp” are related to the 68020’s coprocessor interface. When multiple simultaneous exceptions occur, the processor deals with the highest priority exception and then processes the exception with the next highest priority, and so on. High priority exceptions such as bus and address errors are processed immediately—even if another exception is currently being processed.

Table 6.6
Exception
priority groups
for the
68020/030

Group	Exception	Characteristics
0.0	Reset	Aborts all processing and does not save the old machine context
1.0	Address error	Suspends processing and saves internal machine context
1.1	Bus error	Exception processing is part of the instruction execution.
2.0	BKPT #n, CHK, CHK2, Cp mid-instruction, Cp protocol violation, CpTRAP cc , Divide by zero, RTE, TRAP #n, TRAPV, MMU configuration	
3.0	Illegal instruction, Line A Unimplemented line F, Privilege violation, Cp pre-instruction	Exception processing begins before the instruction is executed.
4.0	Cp post-instruction	Exception processing begins when the current instruction or previous exception processing is completed
4.1	Trace	
4.2	Interrupt	

In the next section we are going to leave the theory of exception processing and look at the hardware required to implement external exception processing.

The 68010, 68020, and 68030 and the Bus Error Probably the most significant advance over the 68000's exception processing mechanism is the ability of the 68010 and later processors to recover from bus cycles terminated by a *bus error* exception. Whenever the 68000's BERR* input is asserted (and HALT* not asserted), a bus error exception is forced and the appropriate bus error exception handler executed in software. If the bus error is due to a *page fault* in a system with memory management, the instruction that caused the fault must be rerun once the appropriate page in read/write memory has been loaded from disk by the operating system.

Unfortunately, as we know, the 68000 does not store sufficient information on the stack to permit the faulted memory access to be rerun. Processors later than the 68000 save more information on the stack following a bus error and can use this additional information to return from a bus error. In effect, the 68000 aborts the instruction that caused a bus error, while the 68010, etc., suspends the instruction. The bus error exception stack frame employed by the 68020 is described in Figures 6.45 and 6.46. The amount of information saved on the stack frame depends on whether the bus error occurred between or during the execution of an instruction. The 68010 has a 29-word bus error stack frame.

The return from exception instruction, **RTE**, uses the format code on the stack frame to determine the nature of the current frame and thereby permit an appropriate return. The information saved on the stack when a bus error exception is processed provides everything the processor needs to *continue* an instruction. The 68020 does not rerun or restart an instruction interrupted by a bus error exception. Instead, it saves sufficient information in the stack frame to continue the instruction from the point at which it was interrupted. After a bus error (or an address error) exception has been processed, an **RTE**

can be used to complete the interrupted instruction. If the faulted bus cycle was a read-modify-write cycle, the entire cycle will be rerun whether the fault occurred during the read or the write operation.

It is possible to return from a bus error by means of two mechanisms. One is to use the `RTT` instruction, as you might expect. Alternatively, you can use all the information on the stack frame to *emulate* the faulted bus cycle. In fact, emulating a bus cycle is the only way that you can return from an address error exception. If you were to attempt to recover with an `RTT`, you would simply try to execute the same operation that caused the original exception. Doing this would result in an infinite sequence of exceptions and returns.

Breakpoint Instructions

The 68000 generates an illegal instruction exception if it attempts to execute an op-code that is not part of the 68000's instruction set. As we have seen, the designers of the 68000 have reserved a special illegal instruction with the assembly language form `ILLEGAL` and with the op-code `$4AFC`. The `ILLEGAL` instruction can be used to generate an illegal instruction exception for test purposes (or for any other purpose desired by the programmer). The special bit pattern `$4AFC` will be an illegal op-code in all future enhancements of the 68000.


External hardware like a logic analyzer can easily detect a 68000 illegal instruction exception by monitoring the address from which the exception vector is read during the exception processing phase. This address is `$00 0010`. It is much harder for external logic to detect an illegal instruction exception generated by later members of the 68000 family. The reason for this inability to detect an illegal instruction exception is that the external hardware does not know the address of the exception vector, because the vector base register can remap the exception vector table anywhere within the processor's memory space.

In addition to the illegal op-code `$4AFC`, the 68010 defines eight other reserved illegal instructions with the bit patterns `$4848` to `$484F`. These instructions are called *breakpoint illegal instructions* and are treated in a special way. A 68010 breakpoint instruction has the assembler form `BKPT #<data>`, where `<data>` is a value from 0 to 7.

In practice, a breakpoint illegal instruction is often inserted into memory by a microprocessor development system (as opposed to appearing as an instruction in a program). When a breakpoint illegal instruction is encountered by the 68010, the CPU begins an illegal instruction exception normally. However, the 68010 executes a special bus cycle, called a *breakpoint cycle*, before the normal stacking operations are carried out. A breakpoint cycle is a dummy read cycle in which `FC0` to `FC2` are all set high (i.e., a CPU space cycle) and the address lines are all set low (see Figure 6.49). The 68010 does not execute a read or a write operation during the breakpoint cycle and continues with normal exception handling, irrespective of whether the cycle is terminated by a `DTACK*`, `BERR*`, or a `VPA*`.

The purpose of the breakpoint cycle is to provide a *trigger* for external hardware. For example, the breakpoint cycle can be used in system testing. The breakpoint is detected by looking for 1,1,1 on `FC0-FC2` and zeros on `A01-A23`. When the breakpoint is executed, the hardware detects it and triggers, say, a signature analyzer. A second breakpoint can be used to stop the signature analyzer.

Oddly enough, the 68020 and 68030 implement the breakpoint exception in a different way from the 68010. We say *oddly* because, in general, the 68010's enhancements are carried over to the 68020 and 68030 without modification. The breakpoint is an exception

Figure 6.49 Protocol flowchart for a breakpoint cycle


to this rule. When a 68020 or 68030 executes a breakpoint instruction, it performs a breakpoint acknowledge cycle by setting A₀₀, A₀₁, and A₀₅–A₃₁ to zero; placing the breakpoint code on A₀₂–A₀₄; and executing a read cycle (so far this is the same as the 68010 sequence). The breakpoint code on A₀₂–A₀₄ is the data field of the **BKPT #<data>** instruction.

There are two ways of completing this read cycle: One is to assert BERR*, and the other is to assert DSACK*. If BERR* is asserted, the illegal instruction exception is taken, and the breakpoint exception handler is executed.

If, however, the read cycle is terminated by the assertion of DSACK*, the instruction word currently on the data bus is read by the 68020. This instruction word is supplied by external hardware and is used to *replace* the illegal instruction that is currently in the 68020's pipe (i.e., the sequence of instructions pre-fetched from memory waiting to be executed). All other instructions in the pipe are unaltered and no stacking or vector fetching takes place. The inserted instruction is executed immediately after the completion of the breakpoint cycle. Figure 6.49 provides the protocol flowchart of a breakpoint cycle terminated by DSACK*, and Figure 6.50 provides the associated timing diagram. Figure 6.51 demonstrates the hardware required to detect breakpoints.

The 68020's breakpoint mechanism permits a hardware system to *remove* an instruction from memory and to replace it by a breakpoint code. The target system executes its code normally until the breakpoint is detected. The microprocessor development

Figure 6.50
Timing diagram
of a breakpoint
cycle




system can reinsert the code it removed to permit the program to be executed past the breakpoint.

The 68020's Reset Sequence

The 68020's reset exception is handled in a similar fashion to the 68000, but with the following differences: The vector base register, VBR, is reset to zero; both trace bits are cleared; the enable and freeze bits of the on-chip cache are cleared; and the contents of the on-board cache are invalidated. That is, following a reset, the 68020 and 68030 behave as if they did not have cache memories. In addition, the 68030 invalidates all entries in its data cache and clears the enable bit in the translation control register of its memory management unit. In short, the 68020 flushes its cache and the 68030 bypasses its memory management unit. These topics are discussed in detail in Chapter 7.

Figure 6.51
Possible logic
used to detect
breakpoint
cycles



SUMMARY

In this chapter we have discovered that the 68000 supports one of the most comprehensive exception handling mechanisms found on any microprocessor. Although it is, of course, perfectly possible to design and to program a microprocessor without recourse to either software or hardware exceptions (i.e., interrupts), the exception handling capability of the 68000 greatly facilitates the design of real-time systems.

The 68000 provides prioritized and vectored interrupts enabling many peripherals to interact with the CPU in real-time with a much greater efficiency than that of earlier 8-bit microprocessors. Just as importantly, the 68000 implements its prioritized and vectored interrupt structure with a minimum of additional components.

A special feature of the 68000's exception handling mechanism is its ability to recover from system faults that would probably spell disaster in other microprocessor systems. By careful control of the 68000's BERR* input, the designer can create a microcomputer that is able to recover from a wide range of faulty bus cycles.

The 68000's software exceptions provide both protection against certain classes of software error (e.g., the illegal op-code) and a means of accessing the operating system via the **TRAP**. The importance of the **TRAP**, which links user programs to operating system utilities, cannot be stressed enough. Programs that use **TRAPS** to perform input/output operations can be made portable and largely system independent.

The 68000's dual supervisor/user operating mode is a feature that appeals most to the designer of secure real-time and multitasking systems. All user tasks are carried out in the user mode, while all exception handling takes place in the more privileged supervisor mode. Consequently, user tasks are forced to access system resources in a highly controlled and, therefore, reliable fashion.



PROBLEMS

1. What is the difference (in Motorola terminology) between exception *processing* and exception *handling*?
2. What is the difference between a *vectored* and an *autovectored* interrupt? Under what circumstances are autovectored interrupts employed in 68K-based systems?

3. What is a *spurious* interrupt and how is it generated?
4. What is the difference between an *uninitialized* interrupt and a *spurious* interrupt exception?
5. During an IACK cycle, a peripheral may supply one of 256 possible vector numbers. This includes numbers from 0 to 63 that do not apply to vectored interrupts. Design a hardware filter that would prevent any peripheral supplying a number in the range 0–63 during an IACK cycle.
6. A large corporation used to make computer systems to control sections of rail track. The designers of these systems were not permitted to use interrupts in their designs. All I/O had to be polled. Why do you think that this decision has been taken? *Hint:* Railway control is a high-security application of computers.
7. Suppose you have to use a non-68000-series peripheral that signals an interrupt by asserting a single active-low IRQ* output. Due to timing considerations, the peripheral must make use of the 68000's vectored interrupt facilities. Design the necessary logic interface to make this peripheral look like a 68000-series component. The logic must respond to an interrupt acknowledge from the 68000 in the usual way. Attention must also be paid to the way in which the interrupt vector number is initially loaded into the interface. And don't forget the response to uninitialized interrupts!
8. Consider a 68000 system with n peripherals capable of generating a vectored interrupt. Suppose the i th peripheral generates a level I_i interrupt request that requires t_i seconds to service, and the mean time between interrupts is f_i seconds. How would you investigate the likely behavior of such a system?
9. A print spooler prints one or more files as background jobs while the processor is busy executing a foreground job. Design a basic print spooler that will print a file. Assume the existence of GETCHAR, which reads a character from the disk drive, and PUTCHAR, which sends a character to the printer. The spooler operates in conjunction with a real-time clock that periodically generates a level 5 interrupt. Clearly state any other assumptions you use in solving this problem.
10. Most 68000 interrupt mechanisms are prioritized as described earlier in this chapter. Design an interrupt handler with seven inputs (IRQ1*–IRQ7*) and three outputs (IPL0*–IPL2*) that implements a *round robin scheme*. In this arrangement, the most recently serviced interrupt level becomes the lowest level of priority, and the highest level of priority is the next level in numeric sequence.
11. The 68000 interrupt structure requires several external packages, if its full facilities are to be used. Suppose that only four interrupt levels are needed (IRQ4*–IRQ7*). Design a minimum component circuit that is able to support four levels of vectored interrupt. *Hint:* Think PROM.
12. A 68000-based microcomputer has the requirement that an interrupt be generated at least every T seconds. Design a circuit to generate an interrupt on IRQ1* every T seconds, provided that interrupts IRQ2*–IRQ7* have not been asserted during the previous T seconds.
13. Suppose you require more than 192 interrupt vectors. Can you locate some of the additional vectors in the 68000's exception vector table at locations marked *unimplemented*, *reserved* (i.e., vectors not currently allocated to exceptions)?
14. If during an IACK cycle, BERR* is asserted instead of DTACK*, what happens?
15. A manual interrupt can be implemented by connecting IRQ7* to a push button. Each time the button is depressed, IRQ7* is pulled low. Why is it necessary to employ a debounced switch?
16. Investigate the rate at which tasks should be switched in a multitasking system. *Hint:* What is the overhead required to switch tasks? The answer to this question will require you to state any assumptions you have made concerning task-switching.

17. What does *context switching* mean, and how can it be implemented (making best use of the 68000's features)?
18. Write 68000 assembly language instructions to perform the following operations:
 - a. Set the trace bit.
 - b. Set the interrupt level to five.
 - c. Put the 68000 in the user mode.
 - d. Clear the trace bit, set the interrupt level to 6, and set user mode.
19. The following pseudocode describes the 68000's exception processing sequence. Describe what is happening, line by line.

```

Module Process_exception
  BEGIN
    [TemporaryRegister] ← [SR]
    S ← 1
    T ← 0
    Get VectorNumber
    Address ← VectorNumber × 4
    Handler ← [M(Address)]
    [SSP] ← [SSP] - 4
    [M([SSP])] ← [PC]
    [SSP] ← [SSP] - 2
    [M([SSP])] ← [TemporaryRegister]
    [PC] ← Handler
  END

  .
  .
  .
  ProcessException
  .
  .
  .
  BEGIN
    [SR] ← [M([SSP])]
    [SSP] ← [SSP] + 2
    [PC] ← [M([SSP])]
    [SSP] ← [SSP] + 4
  END
End Process_exception

```

20. What is the effect of the following operations on the status of the 68000?
 - a. `MOVE.W #$0000,SR`
 - b. `MOVE.W #$2700,SR`
 - c. `ANDI.W #$F000,SR`
 - d. `ORI.W #$2000,SR`
 - e. `EORI.W #$8000,SR`
21. What are the four phases the 68000 carries out during exception processing?
22. What is the effect of the following sequence of operations?

```

MOVE.L    USP,A0
MOVEM.L   D0-D7/A1-A6,-(A0)

```

23. Why does the 68000 have a supervisor mode (in contrast to many 8-bit microprocessors)? What instructions are privileged, and how do they differ from nonprivileged instructions?
24. Is the **RTE** instruction privileged?
25. The 68000 has an instruction, **ILLEGAL** (with the bit pattern 010010101111100). When encountered by the 68000, the CPU carries out the operation,

```
[SSP] ← [SSP] - 4
[M([SSP])] ← [PC]
[SSP] ← [SSP] - 2
[M([SSP])] ← [SR]
[PC] ← [M(16)]
```

Explain the action of the above sequence of RTL (register transfer language) operations in plain English. Why do you think that such an instruction was implemented by the designers of the 68000?

26. Write a trace exception handling routine that displays the contents of registers whenever an instruction is executed that falls between two addresses, **Address_low** and **Address_high**. *Hint:* Where can you find the instruction that actually causes the trace exception?
27. You are thinking of designing a special version of the 68000 for use in high-speed word processing. A new instruction is to have the form **MATCH** **<source buffer>**, **<target buffer>**. Its action is to match the character string starting at address **<source buffer>** with the character string starting at **<target buffer>**. Both strings are terminated by a carriage return. If the source string does not occur within the target string, the carry bit of the CCR is cleared. If the source string occurs within the target string, the carry bit of the CCR is set and the address of the start of the first occurrence of the source string within the target string is pushed on the stack.

In order to test the new processor before the *first silicon*, you decide to use the 68000's line 1010 emulator trap. Show how you would do this. Remember that the instruction will have the form,

```
<16-bit opcode>, <32-bit source address> <32-bit target address>
```

28. What are the differences between **TRAPs**, illegal instruction exceptions, and line A and line F exceptions?
29. Write a **TRAP #5** handler routine that, when called, turns on or off the 68000's trace mechanism.
30. Write a trace-handling routine that prints the contents of the program counter each time a **BSR** instruction is executed. The op-code for **BSR** is \$61XX, where XX is an 8-bit displacement. Note that if \$XX = 0, the next word provides a 16-bit displacement.
31. After an exception, the program counter is saved on the supervisor stack. What does this value of the PC point at?
32. The 68000 is running in its supervisor mode, and you want to run a user-mode program whose entry point is in D0, initial CCR is in D1, and initial stack pointer is in D2. Write the code to carry out this operation.
33. Write a **TRAP #4** handling routine that has the format,

```
TRAP #4
DC.L <address>
```

and has the effect of forcing a jump to location **<address>** and setting the 68000 into the supervisor mode.

34. Write a subroutine to print the address of the **ILLEGAL** instruction whenever it is encountered.
35. Why is the reset different from all other 68000 exceptions?
36. Why does the location of the 68000's reset vectors cause the system designer so many problems? Why are the 68010, 68020, and 68030 much better in this respect?
37. What is the exception with the highest priority?
38. Why is the 68000's BERR* exception so important?
39. Describe the 68000's BERR* exception sequence. Explain why the 68000's BERR* sequence is limited by comparison with the 68010 and later 68XXX family processors?
40. What is a double bus fault and why is it described as fatal?
41. The 68000 has a user and a supervisor mode. When the 68000 is in the user mode, it is impossible to execute privileged instructions. If you were a systems hacker how would you attempt to get around this restriction? If you were a systems designer, what would you do to attempt to make your system hacker-proof?
42. What is the effect of the **STOP #<d16>** instruction, and how do you think it might be used?
43. Design a circuit that would assert both BERR* and HALT* for a rerun bus cycle, whenever a signal, MEMORY_ERROR*, is asserted. The circuit should provide for three successive reruns and then, if not successful, generate a BERR* alone.
44. How can a systems designer use the 68000's function code outputs to enhance the design of a microcomputer?
45. How does the 68010's VBR enhance the 68000 family's exception processing facilities? (Consider both hardware and software.)
46. Describe how the 68010 and later members of the 68000 family have enhanced the interrupt acknowledge space for which FC0, FC1, and FC2 = 1,1,1. Do these actions have any retrospective effects on the designers of 68000 systems?
47. How does the 68010 improve the 68000's exception handling facilities?
48. What is the difference between the way in which the 68000 and the 68020 handle trace mode exceptions?
49. What are the functions of the 68010's SFC and SFD registers and how are they used?
50. Assume that the 68020 is operating in the supervisor mode. Write the code to copy the longword pointed at by A0 in user data space to the location pointed at by A1 into user program space.
51. What is the difference between the 68020 instructions **MOVEC** and **MOVES**?
52. Describe the breakpoint exception and explain how its implementation differs in the 68010 and the 68020/30 microprocessors.
53. Why has the 68000's **MOVE SR, <ea>** instruction been made privileged by the 68010?
54. If a program is running on the 68020, and the VBR contains the value \$0F 1000, from which location is the exception vector fetched when a **TRAPV** exception occurs?
55. Since the 68020 has a data bus sizing mechanism and can access word and longword values at even boundaries, does an address error exception have any real meaning in 68020 systems?
56. How does the 68020 enhance the 68000's **CHK** exception?
57. What are the format and the vector offset stored in word four of a 68020 stack frame and how are they used (either by the 68000 itself or by the programmer)?
58. What would happen if a 68020 processor attempted to access a nonexistent floating point coprocessor using valid coprocessor access instruction?

59. What are the differences between the 68020 and 68030's ISP and MSP? Explain the meaning of a throwaway stack and describe how it is employed.
60. The following 68020 code performs a jump to a **TRAPcc** handling routine on the basis of condition cc. The table of vectors to the 16 routines is **JumpTab**. Rewrite this code using only 68000 instructions.

```
LEA      JumpTab,A0          A0 points to table of pointers to 16
                              TRAPcc handlers
BFEXTU ([8,A7]){4:4},D0      D0 contains the condition code field
                              of the TRAPcc
JMP      ([A0,D0.W*4])       Execute the appropriate handler
```

61. If data register D0 contains \$FFFF 10A0, describe what the following fragment of code does:

```
CHK2.B   Limit,D0
.
.
.
Limit DC.B   $C8,$60
```

62. We designed a task-switching kernel in 68000 assembly language. Try doing the same in C.



THE 68000 FAMILY IN LARGER SYSTEMS

In this chapter we look at some of the topics concerning the designer of *larger systems*. We employ the expression *larger systems* to imply microcomputers that have relatively big memories and use components or techniques not strictly necessary in some of the more basic microcomputers. Readers not interested in these topics may omit this section on a first reading of the text. The topics to be discussed here are error detecting and error correcting memory, memory management techniques, cache memory, the 68020's coprocessor interface, and the 68040 and 68060.

Memory management is introduced because it helps a processor to implement sophisticated multitasking systems and ensures that the memory space belonging to one task is protected from illegal access by other tasks. Moreover, the way in which the 68000 family implements memory management is intimately bound up with its user/supervisor operating modes and with the bus error exception. Cache memory is included because the 68020 and later members of the 68000 family all implement internal caches to improve their throughput. An overview of the powerful 68040 microprocessor is provided because, although it is downward compatible with the 68000/20/30 at the software level, it includes several radical enhancements to the 68000 family. We also introduce the 68060, which provides more power than the 68040 by adopting a RISC (reduced instruction set computer) philosophy and streamlining the 68K instruction set.



ERROR DETECTION AND CORRECTION IN MEMORIES

In this section we examine one of the major problems associated with large computer memory systems using DRAMs: read errors. A read error is said to occur when the data read back from a memory cell differs from that originally written to the cell. There are two classes of error: the hard error and the soft error. A *hard error* is repeatable and always happens under the same circumstances. Typically, 1 bit of a particular word may be permanently stuck at a logical 1 (or 0) level. Hard errors are due to faults in the memory system and are removed by repairing the damage—that is, by replacing the faulty chip.

A *soft error* is a form of transient error and is not normally repeatable. A certain memory cell may, for example, corrupt its data contents once in 100 years. Such an error is not caused by a fault in the ordinary sense of the word, but the error can cause as much trouble as any hard error. It is almost impossible to prevent occasional soft errors

from occurring in a large memory array, particularly if dynamic memory components are employed. However, their effects can be greatly reduced by the following techniques, which attempt to detect errors or even to detect and correct them.

Dynamic memory cells are not as reliable as their static counterparts, in which positive feedback is used to hold a transistor in an on- or off-state. A dynamic memory cell suffers from soft errors due to both ionizing background radiation and pattern sensitivity. The latter problem occurs when a cell is sensitive to particular data patterns stored in adjacent cells. These errors are not frequent, but if the probability of error in a single cell is finite, the mean time between failures (MTBF) in a memory system declines as the size of the array is increased. For example, the MTBF of a memory array composed of 1000 chips with a failure of 0.001 percent per 1000 hours is approximately 1 year. Of course, a single soft error in such a large memory array once a year on average is not always of any importance. Occasionally, however, even such a low error rate cannot be tolerated. Medical, aviation, and nuclear power applications are areas where soft errors may prove to have hard consequences.

Error detection (and correction) involves nothing more than encoding data before it is stored in such a way that any change in the data will reveal itself. The advent of low-cost, large dynamic memory systems has led to renewed interest in codes for the detection or detection and correction of errors in memory arrays. Error detection and correction is not a new subject; its growth can be traced to 1948, when C. E. Shannon proved that it is theoretically possible to transmit information over a noisy channel without error as long as the channel capacity is not exceeded. Shannon's work was important because of the then-growing need for reliable data communication over long distances.

Designers can (economically speaking) now apply error detection and correction technology to memory arrays in order to reduce the probability of undetected soft errors. Hard errors are detected by test software; if a chip is found to be faulty, it is replaced. The coding of messages for error detection/correction has become an area of great sophistication, requiring the engineer to have a very strong mathematical background. Fortunately for the computer engineer, the basic principle behind error detection/correction is rather elementary, and the most popular form of error correction used with memory arrays is also one of the oldest and simplest.

Before we continue, we must provide two definitions. An error-detecting code is able to determine that a message has been corrupted and is not valid. Further details about the nature of the error cannot be provided. An error-correcting code both detects and corrects certain types of errors in a message. For example, a typical error-correcting code can correct a single error in an m -bit message and detect—but not correct—a 2-bit error. Note that we use the term *message* because the language and terminology of error-detecting/correcting codes comes largely from the world of telecommunications. In what follows, we use *word* to correspond to *message* in the preceding text. A *source word* applies to the information to be encoded and a *code word* applies to the information after encoding. At the moment, the source word is not associated with a particular bit length. That is, it does not imply a 16-bit word as used throughout the rest of this text.

Forward error correction (FEC) is a technique whereby the source word is encoded to yield the code word, and an error in the code word can be corrected automatically (just by using the code word). For example, we could encode the number 123 as ONE.TWO.THREE. Even if this sequence were to be struck by three errors to give, say, OQE.TWO.THRWK, we could probably correct it (because we know that all valid

code words fall in the range ONE, TWO, . . . , NINE). This error-correcting technique contrasts with an *automatic retransmission request* (ARQ), which is associated with data links. When operating under the ARQ mode, the receiver requests the retransmission of any message it determines to be in error. Error-correcting memories use forward error-correction techniques, as they cannot request the restorage of faulty data.

The basis of all forms of error correction and detection is redundancy. For example, we have already indicated that a human reader detects a spelling error in a book because English is a highly redundant language. Although there are $26 \times 26 = 676$ possible combinations of two letters, from AA to ZZ, there are only about 30 legal combinations of two letters. By knowing the valid combinations, an error can be detected if a given code differs from all possible valid codes.

The simplest possible binary error-detecting code is the single-bit parity code. A single bit called a *parity bit* is appended to the source word to create the code word. If the code uses even parity, the parity bit is chosen to force the total number of 1s in the code word (including the parity bit itself) to be even. If the code uses odd parity, the parity bit is chosen to force the total number of 1s in the code word to be odd. For example, the 7-bit source word 100 1101 would be encoded as 0100 1101 (even parity with the parity bit in the most significant bit position) and as 1100 1101 (odd parity with the parity bit in the most significant bit position). Consider the example of Table 7.1, in which a 2-bit source word is encoded into a 3-bit code word with even parity.

Table 7.1
Single-bit even
parity code

Source Word	Code Word
00	000
01	011
10	101
11	110
	↑ Parity bit

Note that the code word has 3 bits, allowing $2^3 = 8$ possible combinations, but only 4 of these combinations are legal. A full list of possible code words is given in Table 7.2, together with an indication of their validity.

Table 7.2
3-bit even
parity code

Natural Binary Sequence		Gray Code	
Code Word	Validity	Code Word	Validity
000	Valid	000	Valid
001	Invalid	001	Invalid
010	Invalid	011	Valid
011	Valid	010	Invalid
100	Invalid	110	Valid
101	Valid	111	Invalid
110	Valid	101	Valid
111	Invalid	100	Invalid

On the left-hand side of Table 7.2, the sequence of code words is presented in natural binary order, whereas on the right-hand side, it is presented in the Gray-code order. In a Gray-code sequence only 1 bit changes between successive code words. When the Gray code is examined, it can be clearly seen that there are no two adjacent valid code words. Thus, if 1 bit of a valid code word is changed by an error, the resulting code word is invalid and the error can be detected. Unfortunately, if 2 bits are changed, the resulting code word is valid and the error cannot be detected.

Figure 7.1 illustrates the 3-bit even parity code in three-dimensional space. Note, once again, that no two valid code words are adjacent. By adding sufficient redundancy to a code word, we can construct an error-detecting and error-correcting code. Figure 7.2 shows how an error-detecting and error-correcting code can be constructed with a trivial source word of 1 bit and a code word of 3 bits. Although there are $2^3 = 8$ possible code words, there are only two valid codes: 000 and 111. Each valid code is separated by a minimum of 3 bit changes from its valid neighbor. Suppose a single error occurs and 1 bit of the code word is changed. From Figure 7.2 we can see that a single error yields a code word one unit from the correct value and two units from the other possible value. Thus, if 100, 010, or 001 is received, the correct code word is assumed to be 000, and the corresponding source word is assumed to be 1. The philosophy behind this code is that single-bit errors are infrequent, and, therefore, double-bit errors are very rare, so that when an invalid code word is received, the closest valid code word can be taken as the corrected data value.

Figure 7.1 Eight 3-bit even-parity code words





Figure 7.2 Three-bit error-correcting code word



These results can be generalized to any number of bits. In what follows, the number of bits in the source word is m and the number of bits in the code word is n . The number of redundant bits is r , where $r = n - m$. These r redundant bits are frequently called *check bits*.

We are now going to calculate the relationship between r , m , and n in an error-correcting code. The total number of *possible* code words is 2^n , and the total number of *valid* code words is 2^m . Consequently, there are $2^n - 2^m$ *error states*.

$$\begin{aligned}
 \text{Total error states} &= 2^n - 2^m \\
 &= 2^{(m+r)} - 2^m && \text{because } r = n - m \\
 &= 2^m(2^r - 1)
 \end{aligned}$$

In other words, there are $2^r - 1$ error states per valid state. In the previous example of a 3-bit code with $n = 3$ and $m = 1$, there are $2^2 - 1 = 3$ error states per valid code word. Figure 7.2 demonstrates the validity of this result.

An m -bit source word yields 2^m valid code words, providing $n2^m$ possible single-error code words. The factor n appears because each n -bit valid code word can have n single-bit errors, since an error is possible in any one of the n bit positions. In order to correct a single error, there must be at least as many possible error states as words with single-bit errors. If this were not true, two or more single-bit errors would share the same error state and it would not be possible to work backward from the error state to the valid code word. Therefore,

$$2^m(2^r - 1) > n2^m$$

$$2^r - 1 > n$$

$$2^r - 1 > m + r$$

Table 7.3 gives the relationship between m and n for $m = 4$ to 119. In each case, the value of r is chosen as the minimum integer satisfying the preceding equation. Table 7.3 demonstrates that few additional bits are required to provide a single-bit error-correction capability to relatively large source wordlengths. Unfortunately, single-bit error-correcting codes become less attractive as the source wordlength drops below about 16 bits.

Table 7.3 Relationship between source and code wordlength	Source Word Bits	Code Word Bits	Redundant Bits
	m	n	r
	4	7	3
	8	12	4
	12	17	5
	16	21	5
	20	25	5
	24	29	5
	28	34	6
	32	38	6
	⋮	⋮	⋮
	57	63	6
	⋮	⋮	⋮
	119	126	7

Hamming Codes

One of the earliest and still the most popular type of single-bit error-correcting code is the Hamming code. An n, m Hamming code has an n -bit code wordlength and an m -bit source wordlength. This class of codes is popular because it is relatively easy to implement with MSI logic elements. In fact, several complete single-chip Hamming encoder/decoder chips are now widely available. The Hamming code adds parity bits to a source word in such a way that the recalculation of the parity bits, after the word has been stored, not only indicates the presence of an error (if any) but also points to its location. In order to appreciate the operation of a Hamming code, consider the 7,4 Hamming code. The

information bits in this code are written I_i and the redundant, or check bits, C_i . The code word can therefore be represented by

7	6	5	4	3	2	1
I_4	I_3	I_2	C_3	I_1	C_2	C_1

Note that the bit positions are numbered 1 through 7 (rather than 0 through 6) and that the check bits, C_1 , C_2 , C_3 , are placed in binary sequence (i.e., 1, 2, 4, 8, ...) in positions 1, 2, and 4. The parity equations for the check bits are derived from Table 7.4.

Table 7.4 Parity equations for a 7,3 Hamming code

Code Bit Number	7	6	5	4	3	2	1	
Code Bit	I_4	I_3	I_2	C_3	I_1	C_2	C_1	
	1	1	1	1	0	0	0	← MSB of a 3-bit number
	1	1	0	0	1	1	0	
	1	0	1	0	1	0	1	← LSB of a 3-bit number

Below each of the bit positions of the code word in Table 7.4 is the binary value of the position. For example, bit position 6, representing I_3 , is located above binary code $110_2 = 6$. The parity equations are derived by reading across the columns of the binary code lines and including each bit position with a logical 1 in the parity equation; that is,

MSB bit

$$C_3 \oplus I_2 \oplus I_3 \oplus I_4 = 0$$

Middle bit

$$C_2 \oplus I_1 \oplus I_3 \oplus I_4 = 0$$

LSB bit

$$C_1 \oplus I_1 \oplus I_2 \oplus I_4 = 0$$

We can use these three equations to calculate the check bits from the information bits. When the data is retrieved, the check bits can be recalculated and compared with the stored values. If they are the same, we assume no error. If they are different, we assume that an error has occurred. Note that this arrangement detects errors in both the stored information and in the check bits.

An example should make things clearer. Suppose the source word is $I_4, I_3, I_2, I_1 = 1, 0, 1, 1$. We can substitute the values of I_1 to I_4 in the preceding equations to calculate the check bits, as follows:

$C_3 \oplus 1 \oplus 0 \oplus 1 = 0;$

therefore, $C_3 = 0$

$C_2 \oplus 1 \oplus 0 \oplus 1 = 0;$

therefore, $C_2 = 0$

$C_1 \oplus 1 \oplus 1 \oplus 1 = 1;$

therefore, $C_1 = 1$

The 7-bit code word $I_4, I_3, I_2, C_3, I_1, C_2, C_1$ is given by 1, 0, 1, 0, 1, 0, 1. Suppose this code word is stored in memory and later read back as 1, 1, 1, 0, 1, 0, 1, with an error in

bit position 6. The next step is to recalculate the parity equations using the stored check bits:

$$\text{MSB bit} \quad C_3 \oplus I_2 \oplus I_3 \oplus I_4 = 0 \oplus 1 \oplus 1 \oplus 1 = 1$$

$$\text{Middle bit} \quad C_2 \oplus I_1 \oplus I_3 \oplus I_4 = 0 \oplus 1 \oplus 1 \oplus 1 = 1$$

$$\text{LSB bit} \quad C_1 \oplus I_1 \oplus I_2 \oplus I_4 = 1 \oplus 1 \oplus 1 \oplus 1 = 0$$

The parity equations are no longer all equal to zero. Their value is 110_2 , which is the binary value of 6. This points to the position of the bit in error, namely, bit 6. The simplest way of mechanizing a Hamming decoder is to take the stored information bits and use them to recalculate the check bits. An exclusive OR is performed between the stored and recalculated check bits. If the result is zero, the stored data is assumed to be error-free. Otherwise, the result indicates the bit position of the stored word in error.

Consider a second example with information bits 1001. The corresponding code bits are

$$C_3 \oplus 0 \oplus 0 \oplus 1 = 0; \quad \text{therefore, } C_3 = 1$$

$$C_2 \oplus 1 \oplus 0 \oplus 1 = 0; \quad \text{therefore, } C_2 = 0$$

$$C_1 \oplus 1 \oplus 0 \oplus 1 = 0; \quad \text{therefore, } C_1 = 0$$

The codeword is 100 1100. Suppose that bit 3 is corrupted in storage and the code word read from memory is 100 1000. We can recalculate the code bits as

$$C_3 \oplus 0 \oplus 0 \oplus 1 = 0; \quad \text{therefore, } C_3 = 1$$


$$C_2 \oplus 0 \oplus 0 \oplus 1 = 0; \quad \text{therefore, } C_2 = 1$$

$$C_1 \oplus 0 \oplus 0 \oplus 1 = 0; \quad \text{therefore, } C_1 = 1$$

If we perform an exclusive OR between the stored and recalculated check bits, we get $(1, 0, 0) \oplus (1, 1, 1) = (0, 1, 1) = 3_2$. This is, of course, the location of the bit in error. To correct this error, all we need to do is invert the erroneous bit.


Figure 7.3 illustrates the arrangement needed to implement an error-correcting memory (ECM). The m -bit data input is used to calculate an r -bit check word, which is stored along with the data. When the memory is read, the n -bit code word determines the position of any error. This information can then be used to correct a faulty bit.

Figure 7.3 Conceptual arrangement of error-correcting memory



A more detailed implementation of a 7,4 Hamming code single-bit error-correcting memory is described in Figure 7.4. A parity tree formed by three pairs of cascaded EOR gates generates the check bits. Note that the parity circuits perform the same function as the equations described earlier. On reading back the data, the 3-bit position of the error is determined from the stored data and check bits by the second group of EOR gates. Finally, the 3-bit error position code is decoded into one of eight lines. The least significant output, Y_0^* , is active-low and, when asserted, implies that no error has been detected. Four of the other outputs from the decoder feed EOR gates that invert the erroneous data bit to correct it.

Figure 7.4 Possible arrangement of a 7,4 Hamming code ECM



Practical Error-Detection/Correction Systems for Microprocessors

Table 7.3 tells us that only five check bits are required to implement a 16-bit, single-bit error-correcting memory for a microprocessor. Unfortunately, Table 7.3 does not tell the whole story. Two particular issues are raised by practical arrangements of error-correcting memories. The first is that the basic Hamming code is not normally used, since its performance can be considerably improved by the addition of another check bit. The second is the problem arising when a 16-bit microprocessor attempts to carry out operations on 8-bit bytes.

Modified Hamming Code

The standard Hamming code described earlier provides single-bit error detection and correction. If a word is corrupted by a double-bit error, the code fails either to correct or,

more importantly, to detect it. The reason for this failure to cope with multiple errors can be seen from the parity equations for a 7,4 Hamming code, repeated here:

$$C_3 = I_2 \oplus I_3 \oplus I_4$$

$$C_2 = I_1 \oplus I_3 \oplus I_4$$

$$C_1 = I_1 \oplus I_2 \oplus I_4$$

Suppose I_3 is corrupted in storage. This information-bit error affects the value of check bits C_2 and C_3 , because it appears only in the equations for these check bits. If both I_1 and I_2 are corrupted, only check bits C_2 and C_3 are affected, because the double-bit error in the calculation of C_1 does not affect the result. However, C_2 and C_3 are also affected by an error in I_3 . Therefore, a double error in I_1 and I_2 appears as a single error in I_3 .

In order to implement a single-bit error-correcting, double-bit error-detecting code, we need to employ five check bits, arranged so that each bit of the source word is protected by three of the check bits. Table 7.5 gives the modified Hamming adopted by Texas Instruments in their 74LS637 8-bit parallel error detection and correction circuit.

Table 7.5
Modified
Hamming
code for
 $m = 8, r = 5$

Check Bit	<i>Eight-Bit Source Word</i>							
	d_7	d_6	d_5	d_4	d_3	d_2	d_1	d_0
C_0	×	×		×	×			
C_1	×		×	×		×	×	
C_2		×	×		×	×		×
C_3	×	×	×				×	×
C_4				×	×	×	×	×

An × in Table 7.5 indicates that the bit of the source word takes place in the generation of the check bit on the same row. For example, $C_0 = d_7 \oplus d_6 \oplus d_4 \oplus d_3$. Note that each data bit is involved in the calculation of exactly three check bits (i.e., there are three ×s in each of the columns).

During a write cycle to memory, the 8-bit data word is used to generate a 5-bit check word, which is stored along with the data. On reading back the data and check word, the five check bits are recalculated, and if they are the same as the retrieved check bits, the data is assumed to be error-free.

If a single error occurs in the stored data bits d_0 to d_7 , exactly three of the recalculated bits differ from the retrieved check bits. If one of the check bits is corrupted, only one error is detected when the check bits are read back.

Any 2-bit error alters an even number of check bits. This fact can be used to interrupt the processor and inform it that an uncorrectable error has been detected. In 68000-based systems, the detection of a multiple error may be used to assert BERR* to abort the current memory access. Alternatively, BERR* can be used in conjunction with HALT* to rerun the bus cycle. Three or more simultaneous errors cannot be handled by this code; the error detection circuitry will “see” the three errors as a single correctable error, an uncorrectable error, or no error at all.

As in the case of the basic Hamming code, error correction is achieved by determining the location of the bit in error and then inverting it. Table 7.6 gives the error location table corresponding to a single-bit error. The syndrome error code is the EXCLUSIVE OR of the regenerated check word and the retrieved check word.

Table 7.6
Locating a single
error with a
modified
Hamming code

Error Location		Syndrome Error Code				
		C ₀	C ₁	C ₂	C ₃	C ₄
Data bit	d ₇	0	0	1	0	1
Data bit	d ₆	0	1	0	0	1
Data bit	d ₅	1	0	0	0	1
Data bit	d ₄	0	0	1	1	0
Data bit	d ₃	0	1	0	1	0
Data bit	d ₂	1	0	0	1	0
Data bit	d ₁	1	0	1	0	0
Data bit	d ₀	1	1	0	0	0
Check bit	C ₀	0	1	1	1	1
Check bit	C ₁	1	0	1	1	1
Check bit	C ₂	1	1	0	1	1
Check bit	C ₃	1	1	1	1	0
Check bit	C ₄	1	1	1	1	0
No error		1	1	1	1	1

Problem of Byte Operations on a 16-Bit Word

The most irritating problem associated with codes for error detection/correction is due to the modern 16-bit processor's ability to operate on a whole 16-bit word or just 1 byte of it. Suppose a 16-bit data word is used with a 22,16 modified Hamming code. Whenever a new word is written to memory, the appropriate six check bits are calculated and stored. On reading back the 22-bit code word, automatic single-bit error correction can be performed by the memory array, or a multiple error can be signaled, should the need arise.

Imagine that the processor wishes to read 1 byte of a word. Clearly, the whole word must be read to carry out the error-correction process, as check bits are distributed throughout the word. The situation is much worse if we wish to write to 1 byte of a word—that is, 1 byte of a 16-bit word is to be updated while the other byte remains unaffected. Changing half of a 16-bit word is simply not possible. We first need to read the 22-bit codeword, perform an error check on it, and then extract the byte to be retained. Then the new byte from the processor is appended to the retrieved (i.e., retained) byte and the appropriate six check bits are generated for the whole 16-bit word. Therefore, although the error correction circuitry itself is relatively simple, the error-correcting memory system becomes quite complex. Even worse, system throughput is reduced because two memory accesses are necessary for each CPU access: one to read the old word from memory and another to restore half the old word plus the “new” byte.

An alternative, but hardly elegant, arrangement is to design the 16-bit error-correcting memory as two entirely independent 8-bit memories. Not only does this duplicate the error-correcting hardware, but a total of 12 check bits per 16-bit word is required if two 6-bit modified Hamming codes are used. Although this arrangement

almost doubles the cost of the main memory, it is still cheaper than relying on the better error performance of static read/write memory if the memory array is sufficiently large.

Figure 7.5 gives the block diagram of an 8-bit ECM using a modified 13,8 Hamming code; Figure 7.6 gives its detailed implementation. To construct a 16-bit version, two identical 8-bit ECMs must be used, with one enabled by LDS* and one by UDS*, as shown in Figure 7.7. The detailed implementation of Figure 7.6 reduces the parts count by replacing EOR parity tree generators with PROM look-up tables. In a read cycle, the five check bits, C_1 through C_5 , are generated by applying the eight data inputs to the address inputs of a 256×8 PROM. The data outputs of the PROM directly provide the check bits.

On read-back, a second, identical 256×8 PROM recalculates the check bits from the retrieved data. The recalculated and stored check bits are fed to five EOR gates to

Figure 7.5
Eight-bit
error-correcting
memory






Figure 7.6 Implementing 8-bit ECM

compute the syndrome for the word currently being accessed. This syndrome is applied to another 32-word by 8-bit PROM, which looks up the position of any single-bit error and applies it to the *error location* output. This is fed to a three-line-to-eight-line decoder, which controls the 8-bit programmable inverter. If there is no error, the three-line-to-eight-line decoder is disabled and no data bit is inverted. If the syndrome detects more than one error (i.e., an even number of check bits are corrupted), the multiple error flag from the 32×8 PROM is asserted.

Figure 7.7
Sixteen-bit
byte-accessible
ECM



In any practical implementation of 68000-based ECM, the designer is faced with the problem of what to do when one or more errors are detected. You may think that a single error can be forgotten, since it is automatically corrected. In principle, this statement is true. Each time the faulty byte is read, its error is corrected. However, no margin is left for a second and, therefore, uncorrectable error. A better strategy is to detect each single-bit error, inform the processor, and let it write back the word in error. Correcting the error, followed by a write-back, will ensure that the error is removed, as both the data and check bits will then be error-free.

If two or more errors occur, the processor must be informed. This action can be taken by any conventional technique. The processor may be interrupted, or RESET* or BERR* may be asserted to abort the cycle. The latter action seems most reasonable, as a reset is too drastic and an interrupt will not be serviced until the faulty data has been read and, possibly, the harm done.

A useful addition to the ECM we have just described is some form of error-logging circuitry, which may be implemented in software by the processor itself keeping track of each error; it can also be realized by an auxiliary circuit on the ECM module that records the address and data associated with each error. Such an approach makes it possible to determine the state of the memory module's health. If the frequency of soft errors rises above its expected level, an operator can be informed and memory chips can be replaced after the processor has determined their location from the error log.

7.2

MEMORY MANAGEMENT AND MICROPROCESSORS

Memory management is the term applied to any technique that takes an address generated by the CPU and employs it to calculate the actual address in memory being accessed by the processor. The concept of memory management often seems obscure, because there appears to be no reason why an address at the microprocessor's address pins should be tampered with in order to access the appropriate memory location. This

section explains why some microprocessor systems implement memory management and how it is achieved. In particular, we look at the 68451 memory management unit and the 68851 paged memory management unit.

Another reason for the air of mystery surrounding memory management is its application only to sophisticated microprocessor systems. Many introductory texts on microprocessors ignore memory management because it is entirely unnecessary in a lot of small-scale and medium-scale microcomputers. In such machines the address generated by the processor is indeed the same address as the location of the data in memory. For example, if you execute the instruction `MOVE.W D2, $1234`, the contents of D2 are copied into the memory location whose address is 1234_{16} . A computer with memory management may, for example, execute the same instruction but actually access the location $1FBC34_{16}$ in physical memory.

The key to understanding the role of memory management is an appreciation of the meaning of the terms logical address space (LAS) and physical address space (PAS). The term *virtual address space* is also frequently used to describe local address space. In the simplest terms, the *logical address space* of a microprocessor is the address space made up by all the addresses the microprocessor can place on its address bus. That is, it is the address space made up of all the addresses that can be generated by the CPU. Thus, the logical address space of an 8-bit microprocessor with a 16-bit address bus is $2^{16} = 64$ Kbytes. The 68000 has a 16-Mbyte logical address space and the 68020/30 has a 4-Gbyte logical address space.

The size of the logical address space does not depend on the addressing mode used to specify an operand. Nor does it depend on whether a program is written in a high-level language, assembly language, or machine code. The 68000 instruction `MOVE.B D4, TEMPERATURE` permits the program to specify the logical address of `TEMPERATURE` as any one of 16M bytes. No matter what technique is used, the 68000 cannot specify a logical address outside the 16-Mbyte range 0 to $2^{24} - 1$, simply because the number of bits in its program counter is limited to 24 (by the address pins of the 68000 in this case). Of course, in a real system programmers may not be able to choose *any* logical address for their programs and data, since the programmer may select a location at which no actual memory component is located. Strictly speaking, we could say that the 68000 has a logical address space of 2^{32} bytes, because the program counter is a 32-bit register, even though the 68000 has only a 24-bit external address bus.

Physical address space is the address space spanned by all the actual address locations in the processor's memory system. This physical memory is the memory that is in no sense abstract and costs real dollars and cents to implement. In other words, the system's main memory makes up the physical address space. Although the quantity of a computer's logical address space is limited by the number of bits used to specify an address, the quantity of physical address space is frequently limited only by its cost.

We can now see why a microprocessor's logical and physical address spaces may have different sizes. What is much more curious is why a microprocessor might, for example, translate the *logical* address \$0000 1234 into the physical address \$86 1234.

Five of the fundamental objectives of memory management systems are as follows:

1. To control systems in which the amount of physical address space exceeds that of the logical address space (e.g., an 8-bit microprocessor with a 64-Kbyte logical address space and 1 Mbyte of RAM)

2. To control systems in which the logical address space exceeds the physical address space (e.g., a 32-bit microprocessor with a 4-Gbyte logical address space and 16 Mbytes of RAM)
3. To protect memory, which includes schemes that prevent one user from accessing the memory space of another user
4. To ensure efficient memory usage, in which best use can be made of the existing physical address space
5. To free the programmer from any considerations of where his or her programs and data are to be located in memory (i.e., so the programmer can use any address he or she wishes, but the memory management system will map the logical address onto an available physical address)


Any real memory management unit may not attempt to achieve all these goals (the first two are mutually exclusive). Note that the second goal (i.e., logical address space greater than physical address space) is especially important to designers of 68000-based systems. In fact, when memory management is applied to this problem, it is frequently referred to as *virtual memory technology*. Virtual memory is almost synonymous with *logical memory*.

Let's first take the case where the physical memory space is greater than the logical memory space. Not very long ago, 8-bit microprocessors had small physical memories due to the relatively high cost of memory components. In those days the programs executed on such microprocessor systems were rather small. By the early 1980s, many general-purpose 8-bit microcomputers were equipped with a full complement of 64 Kbytes of RAM because of the introduction of low-cost 16K and 64K DRAMs. Such a large memory made bigger programs possible and speeded up operations such as text processing by permitting a larger chunk of the text to reside in immediate access memory at any given instant. Unfortunately, the new low-cost memory chips could not readily be used to create 128K or larger memories without some sleight of hand. Obviously, a CPU with a 16-bit address bus can access a maximum of 64 Kbytes of logical address space but cannot specify a unique location in 128 Kbytes (2^{17} bytes) of physical memory without ambiguity.

Memory management techniques solved this problem by *bank switching*. The physical memory is arranged as a number of separate banks of 64 Kbytes and the processor is allowed access only to one bank of 64 Kbytes of physical memory space at any time. In other words, the 64-Kbyte logical address space of the processor is mapped onto a 64K region of the physical address space. For example, the 16-bit logical address \$1234 could be mapped onto physical addresses \$0 1234, \$1 1234, \$2 1234, etc. Figure 7.8 illustrates this technique of memory mapping and Figure 7.9 shows how it is implemented at the conceptual level by passing the logical address from the processor through an address translation unit (ATU). How this operation is carried out is dealt with later.

Now consider the more interesting problem from the point of view of the designer of systems with 24-bit (or larger) address buses. In such cases, the processor will probably have a larger logical address space than its physical address space. After all, not all 68000 systems have a full complement of 16 Mbytes of random access memory, but there are many 68000 systems with 4 Mbytes of RAM that need to run programs with a logical address space of more than 4 Mbytes.

Figure 7.8
Mapping logical
address space
onto physical
address space



This problem of the available physical address space being smaller than the processor's logical address space is caused by economics and has always plagued the mainframe industry. In the late 1950s, mainframes were available with large logical address spaces (even by today's standards), but they were restricted to tiny 2K-or-so blocks of RAM. A group of computer scientists at Manchester University in the United Kingdom proposed a memory management technique, now known as virtual memory, to deal with this situation. The logical (or virtual) address space is mapped onto the available physical address space, as shown in Figure 7.10. As long as the processor accesses data in the logical space that is mapped onto the existing physical address space, all is well. We have been doing this all the way through this text, because we have assumed that an address from the 68000 is passed directly (i.e., unchanged) to the system's address bus. However, when the processor generates the logical address of an operand that cannot be mapped onto the available physical address space, we have a problem.

The solution adopted at Manchester University is delightfully simple. Whenever the processor generates a logical address for which there is no corresponding physical address, the operating system stops the current program, fetches a block of data containing the desired operand from its disk store, places this block in physical memory (overwriting old data), and tells the memory management unit that a new relationship exists between logical and physical address space. In other words, the program or data is held

Figure 7.9
Using address
translation to
achieve memory
mapping





Figure 7.10
Mapping part
of a large
logical address
space onto a
smaller physical
address space



on disk and only the parts of the program currently needed are transferred to the physical RAM. The memory management unit keeps track of the relationship between the logical address generated by the processor and that of the data currently in physical memory. This entire process is very complex in its details and requires *harmonization* of the processor architecture, the memory management unit, and the operating system. People dream of simple virtual memory systems and have nightmares about real ones.

Memory Mapping

Although this text is concerned mainly with 16/32-bit microprocessor systems with their large logical memory spaces, this section looks at the problems of microprocessors with smaller logical memory spaces than physical memory spaces. Such microprocessors are normally 8-bit devices. This topic is included here for the sake of completeness, as memory mapping and virtual memory are really inverse operations. In any case, 8-bit microprocessor systems will still be around for some time. Readers not interested in mapping small logical memory spaces may skip ahead to virtual memory.

The most primitive form of memory-mapping system is illustrated in Figure 7.11, in which the physical address space is provided by a fixed bank of 32 Kbytes of memory plus two to eight switchable banks of 32 Kbytes of memory. The fixed block of physical memory is arranged so that it is selected whenever A_{15} from the processor is a logical zero. Therefore, this region of physical memory is permanently mapped onto the 32 Kbytes of logical memory in the range \$0000 to \$7FFF. That is, logical addresses from \$0000 to \$7FFF have identical physical addresses.

Whenever A_{15} from the processor is high, the three-line-to-eight-line decoder is enabled and one of its outputs goes low to select a bank of 32 Kbytes of memory. The actual bank of memory selected depends on the state of the 3-bit code stored in the latch. Figure 7.12 shows the memory map corresponding to Figure 7.11. The processor's 32 Kbytes of logical memory space in the range \$8000 to \$FFFF can be translated to the memory space of any of the eight 32K banks of physical address space. Note that the processor can always access 64 Kbytes of both logical and physical memory space at any instant.

The process of bank switching provides the CPU with a window through which it can see one of the eight possible banks of switched memory.

However, bank switching or any other form of memory management is useless without the software necessary to control it. Consider a program running in the lower half of the address space (\$0000–\$7FFF) in the system described by Figures 7.11 and 7.12. Both logical and physical addresses are equivalent and the physical memory space is never switched out (i.e., made inaccessible to the processor), so no special programming problems exist. Now suppose a program in one of the eight switchable banks is to be executed.

A jump to the desired program cannot be executed unless that bank is currently selected. Therefore, before the jump is executed, the calling program in the fixed memory must select the appropriate block by loading its value in the bank-selection latch. Note that once the new bank is selected, the old bank is switched out and cannot be accessed without reloading the bank-selection latch. Thus, if a program running in the fixed memory is accessing a data table in one bank and calls a subroutine in another bank, then the data table cannot be accessed from the subroutine.

If a program is running in bank A and a jump is to be made to bank B, we need to first select bank B and then carry out the jump. However, if the code in bank A modifies the contents of the bank-selection latch, bank B will be selected immediately and the JMP instruction to B will not be executed, as it is in the locked-out bank A. Therefore, the next instruction to be executed will be the instruction in bank B with the same logical address as the JMP instruction in bank A.

The only way to effect a jump from one bank to another is to jump first to a location within the fixed memory (where $LAS = PAS$), switch banks, and then jump to the desired location in the new bank. Therefore, programmers must write their programs with this object always in mind. Consequently, bank switching places a considerable burden on the programmer. We shall soon see that other types of memory management lessen this burden, some to the point at which memory management becomes totally invisible to the user-programmer.


Bank switching is not difficult to implement and is very cheap. It is useful for systems requiring large data tables that can be switched in as required. It can be used equally well to implement systems where the operating system software and other utilities (e.g., interpreters, editors, and word processors) are held in read-only memory. This facility speeds up the system, as the utilities are switched in rather than loaded from disk. One of the disadvantages of bank switching is the *granularity* of the blocks switched in and out. Clearly, switching tiny blocks of memory would be hopelessly inefficient; memory cards populated with large numbers of low-density memory components would be required.

Indexed Mapping A much better approach to bank switching is called *indexed mapping*. Instead of performing the bank switching by loading a special latch, the identity of the bank to be selected forms part of the logical address itself. For example, a CPU with a 16-bit address bus may specify a logical address as \$XYYY, where X is the 4-bit bank-selection address and \$YYY is the 12-bit address within a bank. Therefore, the banks can be switched rapidly, and a jump from one bank to another becomes possible, as the address part of the JUMP automatically selects the new bank. In what follows, the term *page* is used rather than *bank* to be consistent with other authors writing on this topic. The words *block*, *bank*, *page*, and *chunk* are interchangeable, and all describe the

same thing—a unit of memory space. These units are usually of *fixed size* (the actual size depends on the particular application).

Figure 7.13 shows how the p most significant bits from the CPU's logical address interrogate a table of 2^p locations in a *mapping table* to determine the current physical memory block. Each of these locations contains a q -bit value ($q > p$), providing the higher-order q bits of the physical address. For example, an 8-bit microprocessor with $p = 4$ provides 16 pages of 4 Kbytes. If $q = 8$, the physical memory size is $2^q \times 4\text{K} = 256 \times 4\text{K} = 1\text{ Mbyte}$. Once again, we must stress that although there are 256 pages of physical memory, only 16 of these can be accessed at any time, as there are only 16 entries in the mapping table.


Figure 7.13
Address
translation by
indexed
mapping



The contents of the mapping table permit 16 windows to be opened onto the physical memory space. This table is loaded and controlled by the operating system, so that the processor is always *viewing* the 64 Kbytes of physical memory currently of most interest. Figure 7.14 shows how the logical address space is mapped onto the physical address space. In this example, $p = 4$ and $q = 8$, to give 4K pages with an 8-bit processor. For each of the 16 4K pages of logical address space, the page table or mapping registers (middle column of Figure 7.14) contain the corresponding page of the physical address space. For example, a logical address $\$0XXX$ is mapped onto the physical address $\$0\ 0XXX$. Similarly, the logical address $\$4XXX$ is mapped onto the physical address $\$1\ 1XXX$.

Although the translation of logical addresses into physical addresses is automatically carried out by hardware, the management of the index registers (i.e., translation table) is

Figure 7.14
Logical-to-physical
address
translation



Note: The 4 most significant bits of the physical address interrogate the mapping table to provide the 8 most significant bits of the physical address. For example, the logical address \$A 123 is mapped into the physical address \$0 2123.

performed by software—invariably by the operating system itself. There is, however, one exception to this rule. At switch-on or following a system reset, part of the processor's logical address space is mapped onto a fixed region of the physical address space. We must perform this fixed mapping because the state of the address translation table is undefined at switch-on. For example, the logical address range \$F000 to \$FFFF in a 6809-based microprocessor system may be mapped onto, say, the physical address range \$0 0000 through \$0 0FFF following the initial application of power. The 6809 stores its reset vector at \$FFFE and \$FFFF, and the physical address block should contain the initialization routine in ROM to load the operating system from disk and to set up the address-mapping table.

The way in which the mapping table is used is relatively simple. If the physical memory is considered to be a treasure house of resources (programs, data structures, text, etc.), the operating system opens windows onto these resources as they are required by any program currently being executed. The only limitation is that the processor cannot

directly address more than 64 Kbytes without the operating system switching in new pages (and, of course, switching out old pages).

Now that we have looked at systems designed to *widen* the address space of 8-bit microprocessors, we are going to consider how memory management can be applied to the world of the 68000.

Virtual Memory

Virtual memory systems serve two purposes: They map logical addresses onto physical address space, and they allocate physical memory to tasks running in logical address space. Virtual memory techniques are found in systems where the physical memory space is less than the logical memory space and in multitasking systems.


It would be foolish to pretend that justice can be done to the topic of virtual memory in a text of this size. Although it would be reasonable to expect readers to be able to design a 68000-based microprocessor system after reading this book, it would be unreasonable to expect them to design a 68000 system with virtual memory. Quite simply, virtual memory systems are not one-person efforts. They are designed by teams of designers and programmers and require many hours to produce, because the management of virtual memory is not only rather complex but is also found almost exclusively in systems with multiuser or multitasking operating systems. Therefore, only an overview of virtual memory and microprocessors is given, together with a brief description of the 68451 memory management unit (MMU) and the 68851 paged memory management unit (PMMU).

Memory Management and Tasks In Chapter 6 we introduced the idea of multitasking systems that execute a number of *tasks* or *processes* concurrently by periodically switching between tasks. Clearly, multitasking is viable only if several tasks reside in main memory at the same time. If this restriction were not so, the time required to transfer an *old* task to disk and to swap in a *new* task would be prohibitive.

Figure 7.15 demonstrates how memory management is applied to multitasking. Two tasks, A and B, are in physical memory at the same time. The left-hand side of Figure 7.15 shows how the tasks are arranged in logical address space. Each task has its *own* logical memory space (e.g., program and stack) but accesses *shared* resources lying in physical memory space. Programmers are entirely free to choose their own addresses for the various components of their tasks. Consequently, task A and task B can each access the same data structure in physical memory, even though they use different logical addresses. That is, each task is aware only of its own copy of data it shares with another task.

A memory management unit (MMU) maps the logical addresses chosen by the programmer onto the physical memory space. As we shall see, any logical address generated by the CPU is automatically mapped to the appropriate physical address by the MMU. Note that the operating system is responsible for setting up the logical-to-physical mapping tables, which is a very complex process and is well beyond the scope of this text. Basically, whenever a new task is created, the operating system is informed of the task's memory requirements. The operating system then searches the available physical memory space for free memory blocks and allocates these to the task. You can imagine that, after a time, the physical memory space may become very fragmented, with the various physical blocks belonging to each task interwoven in a complex pattern. A good operating system attempts to perform memory allocation efficiently and should not permit large


Figure 7.15
Mapping logical
address space
onto physical
address space
in a multitasking
environment



numbers of unused blocks of physical memory. How fragmentation is dealt with depends on both the type of memory mapping implemented and on the operating system.

A powerful feature of memory mapping is that each logical memory block can be associated with various *permissions*. For example, memory can be made read-only, write-only, accessible only by the operating system or by a given task, or shared between a group of tasks. Without this facility, there would be nothing to stop one task from corrupting the memory space belonging to another task. In this introduction we refer to memory *blocks* rather than *pages*, because we shall soon see that there are two fundamental ways of implementing memory management. One uses fixed-sized blocks of memory called *pages*, and the other uses variable-sized blocks of memory called *segments*.

Address Translation In a virtual memory system, where the logical address space may be greater than the available physical address space, the processor might generate a logical address for which no actual physical memory exists. Therefore, the MMU must perform two distinct functions. The first is to map logical addresses onto the available physical memory, and the second is to deal with the situation arising when the physical address space “runs out” (i.e., the logical-to-physical address mapping cannot be

Figure 7.16 Page table and virtual memory

performed because the data is not available in the random-access memory). Figure 7.16 shows how the first objective is achieved for paged memory systems.

Although memory mapping and virtual memory are inverse operations, the arrangement described by Figure 7.16 is remarkably similar to the memory-mapping system of Figure 7.13. In Figure 7.16 (which describes a hypothetical system) the 24-bit logical address from the 68000 processor is split into a 16-bit *displacement*, which is passed directly to the physical memory, and an 8-bit *page address*. The displacement accesses one of 2^{16} locations within a 64 Kbyte page. The page address specifies the page (one of $2^8 = 256$ pages) currently accessed by the processor. The unit of memory that can hold a page is called a *page-frame*. The distinction between *page* and *page-frame* is between a quantity of data (i.e., the page) and the physical memory in which it is stored (i.e., the page-frame).

The page-table (compare it with the index-mapping table) contains 256 entries, one for each logical page. For example, in Figure 7.16 the 8-bit logical page address from the

processor is 0000 0111₂. In each entry of the page-table is a 3-bit page-frame address that provides the 3 most significant bits of the physical address. In this case, the page-frame is 110. Notice how the logical address has been condensed from 8 + 16 bits to 3 + 16 bits. Therefore, the logical address 0000 0111 0000 1010 0011 0010 is mapped onto the physical address 110 0000 1010 0011 0010.

Although there are 256 possible entries in the page-frame table (one for each *logical* page), the *physical* page-frame address is only 3 bits, limiting the number of physical pages to eight. Consequently, a unique physical page-frame in random access memory cannot be associated with each of the possible logical page numbers. Each page address has a single-bit R-field labeled *resident* associated with it. If the R-bit is set, that page-frame is currently in physical memory. If the R-bit is clear, the corresponding page-frame is not in the physical memory and the contents of the page-frame field are meaningless.

Whenever a logical address is generated and the R-bit associated with the current logical page is found to be clear, an event called a *page-fault* occurs. It is at this point the fun begins. Once a memory access is started that attempts to access a logical address whose page is not in memory because the R-bit was found to be clear, the current instruction must be *suspended*, since it cannot be completed. The BERR* input of a 68000 or a 68010/20/30 is asserted to indicate a bus fault (but remember that in Chapter 6 we said it is not easy to restart the 68000 after a bus error exception).

Now the operating system must intervene to deal with the situation. Although the information accessed was not in the random-access physical memory, it will be located in the disk store, which is normally a hard disk drive. The operating system retrieves the page containing the desired memory location from disk, loads it in the physical memory, and updates the page-table accordingly. The suspended instruction can then be executed.

This procedure is not as simple as it looks. When the operating system fetches a new page from disk, it must overwrite a page of the random-access physical memory. Remember that one of the purposes of virtual memory is to permit relatively small physical memories to simulate large memories. If we are going to replace *old* pages with *new* ones, we require a strategy to decide which old pages are to go. The classic paging policy is called the *least recently used* (LRU) algorithm. The page that has not been accessed for the longest period of time is overwritten by the new page (i.e., if you have not accessed this page recently, you are not likely to access it in the near future).

The LRU algorithm has been found to work well in practice. Unfortunately, the operating system must know when each page is accessed if this algorithm is to work, which somewhat complicates the hardware (each page has to be “date-stamped” after use). Another problem with which the operating system has to deal is the divergence between the data stored in RAM and the data held on disk. If the page fetched from disk contains only program information, it will not be modified in RAM, and therefore overwriting it causes no problems. If, however, the page is a data table or some other data structure, it may be written to while it is in RAM. In this case, it cannot just be overwritten by the new page.

In Figure 7.16 we can see that each entry in the table has an M (modified) bit. Whenever that page is accessed by a write operation, the M bit is set. When this page is to be overwritten, the operating system checks the M bit and, if it is set, the operating system first rewrites this page to the disk store before fetching the new page.

Finally, when the new page has been loaded, the address translation table updated, the M bit cleared, and the R bit set (to indicate that the page is valid), the processor can

rerun the instruction that was suspended. As we discovered in Chapter 6, the 68000 does not store enough information following the assertion of BERR* (caused by a page-fault) to rerun the suspended instruction. However, the 68010 was introduced a little after the 68000 to deal with this situation. It is nominally identical to the 68000 but has features to allow it to recover fully from a bus error. The 68010's stack frame saved after a bus error exception is increased from 7 words (68000) to 26 words. The more recent 68020 and 68030 also implement an ability to rerun a faulted bus cycle. The reader is encouraged to refer to Chapter 6 for further information about the bus error exception.

Clearly, the effort involved every time a page-fault occurs is rather large. As long as page-faults are relatively infrequent, the system works well because of a phenomenon called *locality of reference*. Most data is clustered so that once pages are brought from disk, the majority of memory accesses will be found within these pages. When the data is not well ordered, or when there are many unrelated tasks, the processor ends up by spending nearly all its time swapping pages in and out, and the system effectively grinds to a halt. This situation is called *thrashing*.


MC68451 Memory Management Unit

We are now going to describe two 68000-series memory management units. The first such unit is the older MC68451, intended for use with the 68000/68010, and the second is the more sophisticated MC68851, intended for use in 68020/68030 systems. Indeed, the core of the 68851 is located on the 68030's chip. The MC68451 MMU (referred to in this section as the MMU) is intended primarily to manage memory resources in multitasking systems. It also provides virtual memory support. Any virtual memory system using the MMU should also have at least the 68010 CPU, as the 68000 is not really capable of resuming processing after a bus error.

The MMU has 32 on-chip address translation registers, permitting up to 32 blocks of logical memory to be mapped onto physical memory. Unlike the schemes described so far in this chapter, these pages are of a user-definable size and extend from a minimum of 256 bytes to a maximum of 16 Mbytes, in powers of 2. These blocks are referred to as *segments* and the 68451 performs *segmented memory management*, as opposed to *paged memory management*. (The 68851 PMMU that we describe in the next section is a paged MMU.)

Note that the MMU's segment sizes may be mixed, so that a single MMU can support pages of 256 bytes and 2 Mbytes simultaneously. Page sizes varying by powers of 2 are required to implement the *binary buddy algorithm*, which is used to allocate memory space to tasks. The MMU operates either in a stand-alone mode, or up to eight MMUs can be operated in parallel to provide a maximum of $8 \times 32 = 256$ segments. Some feel that this number is too low for today's sophisticated multitasking systems. Here, only single-MMU systems are described. The 68851 PMMU locates its address translation tables in external memory and can therefore support an arbitrarily complex logical-to-physical mapping scheme.

Address Mapping and the 68451 MMU A simplified block diagram of a 68451 MMU is given in Figure 7.17. Figure 7.18 shows how the MMU performs memory management by mapping logical segments onto physical segments. Note that several tasks can share the same physical segment. The MMU maintains a table of 32 72-bit *descriptor registers*. Descriptor registers provide all the information needed to map a logical address within a segment onto its physical address. Each descriptor is composed of the six fields shown


Figure 7.17 Simplified view of part of the 68451 MMU address translation mechanism

in Figure 7.17. Three fields are 16 bits wide and perform the actual logical-to-physical address translation, and three are 8 bits wide and are devoted to the control of the mapping process.

A major difference between the 68451 MMU and the type of memory-mapping scheme described earlier (see Figure 7.16) lies in the selection of the segment descriptors. In Figure 7.16, the page table contains an entry for each possible logical page. That is, the higher-order bits of the logical address interrogate the appropriate entry in the page table and access the required page descriptor. The 68451 employs an *associative* addressing technique to interrogate its table of 32 descriptors. The higher-order logical address bits from the processor plus the function code are fed to each of the 32 descriptors *simultaneously*. Any descriptor that matches (i.e., is associated with) the current logical address takes part in the address translation process. If no descriptor indicates a match, the MMU signals a page-fault by asserting its **FAULT*** output, which is connected to the 68000's **BERR*** input.

An associative memory technique is necessary to match the logical segment address from the processor with the available descriptors, because the MMU's segments (page-frames) can be as small as 256 bytes. If an MMU had a descriptor for each of the possible segments, the mapping table would contain not 32, but 65,536 entries. Such a large number of descriptors is necessary, since the MMU employs logical address lines $A_{08}-A_{23}$ from the 68000 to select an entry in the table. An associative memory requires that each location in the table store a *tag* as well as its contents. This tag is the 16 highest-order address bits. When a valid logical address is applied to the MMU, it is sent to all 32

Figure 7.18
Example of
segmented
memory
management



descriptors in parallel. Each of the descriptors simultaneously matches its tags with the incoming address to generate a *hit* or a *miss* signal.

In order to understand how the MMU's address translation process operates, we need to define the function of its three 16-bit descriptor registers. These registers are the logical base address (LBR), the logical address mask (LAM), and the physical base address (PBA). Figure 7.19 relates the LBR, PBA, and the LAM to the address translation process.

Logical Base Address (LBA) The contents of the LBA provide the most significant bits of the logical segment address and therefore define the start of the segment in logical address space. In order to provide a variable segment size, we can mask out some of the bits in the LBA and reduce the effective size of the LBA register from 16 bits to between 1 and 15 bits. This action is carried out by the logical address mask, LAM. For example, if one of the 32 LBAs has the format 1010 11XX XXXX XXXX (where the Xs represent masked bits), any logical address from the 68000 whose most significant 6 bits (i.e., A_{18} to A_{23}) are 10 1011 will be translated into the corresponding physical address, as described shortly.

Logical Address Mask (LAM) The LAM is a 16-bit mask that defines the bit positions in the LBA to be used in the definition of the size of a logical segment. A logical

As you can see, the LAM converts the 16-bit logical base address field into a 12-bit address field. Only logical address bits A_{12} to A_{23} from the CPU take part in matching this logical address segment. Bits A_{01} to A_{11} select a location within the 4 Kbyte segment and are passed directly to the physical address bus. The LBA register of this descriptor responds to any logical address in the range \$04 0000 to \$04 0FFF.

Physical Base Address (PBA) The PBA is a 16-bit address that is used in conjunction with the logical address from the 68000 and the LAM to calculate the desired physical address. Just as the LBA provides the first address (i.e., lowest) in a logical segment, the PBA provides the first address in a physical segment. The logical address bits corresponding to 0s in the LAM are passed directly through the MMU to become physical address bits (together with A_{01} to A_{07}). Where a bit of the LAM is a logical 1, the corresponding bit of the PBA register is passed to the physical address bus. In other words, the PBA of a descriptor supplies the higher-order bits of its physical address.

Continuing the preceding example, suppose that the contents of the PBA register in the segment descriptor are 0001 1000 0011 0000 (i.e., \$1830). If a logical address \$04 0123 is generated by the processor, what is the corresponding physical address? This logical address falls in the range determined by the LBA and LAM, so the descriptor responds by calculating the physical address. The LAM register also masks the PBA so that the 12 most significant bits of the PBA form the corresponding physical address bits (i.e., 0001 1000 0011). The remaining 4 bits of the 16-bit higher-order logical address (i.e., 0001) are passed unchanged to the physical address bus. Finally, logical address bits A_{01} to A_{07} do not take part in the mapping process and are transferred directly to the physical address bus. Therefore, the final physical address is

0001 1000 0011 0001 0010 0011 or \$18 3123

At this point the reader may feel a little unhappy because the logical address range and the physical address range of the MMU are *both* 16 Mbytes. What happened to the problem of the physical address space being less than the logical address space? The answer is that the 68451 MMU is a general-purpose device and can perform memory management, if called upon, over a physical memory space of 16 Mbytes. However, the use of the MMU may populate this physical address space with, say, only 256 Kbytes of memory. It is then up to the programmer (in practice, the operating system) to make sure that the segment descriptors map the logical address space of the programs and their data onto this 256 Kbytes of physical address space.

Address Space Matching Up to now we have implied that the 68451 MMU automatically carries out its logical-to-physical address translation process using nothing more than the logical address from the CPU and information stored in the descriptor registers. In fact, an important step in the translation process has been omitted.

Basically speaking, each logical address segment is associated with an address space type *by the programmer*. We have already encountered address spaces when we discussed the 68000's function codes (e.g., user program space, supervisor data space, and CPU space). If the processor is not currently addressing the correct type of address space, the MMU does not permit an address translation even though the current logical segment is defined by one of the 32 descriptors.


Whenever the 68000 CPU accesses memory, it puts out a function code on FC0 to FC2 to indicate the type of access it is carrying out. Table 4.3 illustrates the

relationship between the function code and type of bus cycle in progress. We can regard these function codes as pointing to different types of address space. For example, when $FC2, FC1, FC0 = 0, 0, 1$, the processor is accessing *user data space*, and when $FC2, FC1, FC0 = 1, 1, 0$ it is accessing *supervisor program space*. In a way, the function code is an extension of the address bus. Just as A_{23} divides memory space into an upper and a lower 8-Mbyte page, the function code divides memory space into a 16-Mbyte supervisor data space, a 16-Mbyte supervisor instruction space, etc. The 68000 and 68451 combination can therefore be said to have an effective address space of 4×16 Mbytes = 64 Mbytes, because the MMU recognizes 16 types of address space (not 8 as you might expect).

Although the 68000 has three function code outputs, the MMU has four function code inputs, $FC0$ to $FC3$. Three of these come directly from the 68000 CPU, and the fourth ($FC3$) is usually derived from $BGACK^*$ via an inverter. By using $BGACK^*$ as a pseudofunction code input to the MMU, we are able to define a set of eight address spaces associated with DMA operations or with other processors.

The MMU maintains an *address space table* (AST), as illustrated in Figure 7.20. For each of the 16 possible combinations of $FC0$ to $FC3$, an 8-bit entry in the AST is assigned a cycle address space number (CASN) by the programmer (or operating system). The CASN usually corresponds to a task number in a multitasking system. For example, when the processor accesses user data space, the appropriate entry in the address space table is accessed and the cycle address space number (i.e., task number) read—this number might be, say, 0000 0011 (\$03). Similarly, when the processor accesses user program space, the task number might be 0000 0010 (\$02). Remember that

Figure 7.20
Address space
matching



the 16 entries (CASNs) in the AST are loaded into the MMU by the programmer and are not determined by the MMU itself. Thus, for every memory access, a cycle address space number is determined by the MMU, depending on the type of address space being accessed. We will shortly describe what the MMU does with the CASN, but first we must introduce the segment descriptor's *address space number field*.

Each of the 32 segment descriptors in Figure 7.17 contains an 8-bit address space number field (ASN), which associates that segment with a particular ASN and therefore with a particular task. A task is said to comprise all the logical segments with the same ASN. Note that each segment descriptor also has an address space mask (ASM) field. The ASM is used to determine which bits of the segment's ASN should be masked with the value from the address space table produced during the current cycle. The purpose of this is to permit address spaces to be shared between several tasks.

Consider the sequence of events taking place in a CPU memory access. The function code is used to obtain a cycle address space number (CASN) from the MMU's address space table (AST). The CASN is used together with the address space number (ASN) and the address space mask (ASM) from the descriptor to generate a *space match* signal. If space match is not asserted, no logical segment matches the current access. For example, suppose that the 68000 generates the function code 110 (i.e., supervisor program space), and that the MMU's FC3 input is 0. Location 0110 in the AST will be interrogated and the CASN will be read. We will assume that the CASN corresponding to this space is 0011 1010. Assume also that the LBA of one of the 32 logical descriptors matches the current address from the CPU. If this descriptor has, say, an address space number 1100 1010 and an address space mask of 0000 1111, the descriptor's ASN will be masked to the 4 bits 1010 and compared with the masked CASN (i.e., 1010). In this case, these two values match, and the address translation can take place. If the ASN in the descriptor does not correspond to the CASN from the AST, no match occurs, and the MMU asserts its FAULT* output.

To appreciate the purpose of the address space table and the ASN, we must consider the multitasking environment. Suppose task A is being executed. Let task A be a user task and let the entries in the AST corresponding to user data and user program space both be \$01. Assume that the ASMs of all segment descriptors are set to 1111 1111 (\$FF), so that all bits of the ASN from the descriptor must match those from the AST. A descriptor whose ASN is \$01 will be used in the address translation process, assuming the processor is currently addressing its logical address range.

At any time, only one task number can be associated with each of the 16 different types of address space. Therefore, the MMU may, theoretically, support up to 16 tasks simultaneously. However, as the various combinations of FC0 to FC2 from the CPU define only five address spaces implemented by the 68000 (and one is only for interrupt acknowledgment), the address spaces of greatest interest to the systems designer are user and supervisor address space and program and data address space. Consequently, in a practical system, an MMU might support two tasks: the supervisor task (i.e., operating system) and the user task. The operating system is able to switch rapidly between several user tasks simply by modifying the CASN values in the user address spaces of the AST.

For example, if user task A has an ASN of \$01 and user task B an ASN of \$02, just loading \$01 or \$02 in the FC3,FC2,FC1,FC0 = 0,0,0,1 and 0,0,1,0 entries of the AST selects the appropriate task. Moreover, because only those segment descriptors whose own address space numbers (masked by the ASM) match CASN from the AST in the

current bus cycle, several user tasks may share the same logical address space. We are now going to describe the segment status register (SSR) that is used by each of the 32 logical segments to describe the nature of the segment.

Segment Status Register (SSR) Each descriptor has an 8-bit segment status register that provides additional information about the nature of the segment, although only 6 bits of the SSR have defined meanings. Brief descriptions of these bits are given next. In all but one case, the term reset means a reset to segment 0 of the master MMU. The meaning of this will be made clear when we discuss initializing the MMU.

U (used) The U bit is set if the segment has been accessed since it was defined. It is cleared by a reset or by writing a 0 into this bit. The operating system may read the U bit to determine whether the segment is currently active.

I (interrupt) The I bit is set (or cleared) under program control and, when set, forces an interrupt whenever the segment is accessed. This bit can be used as an aid to debugging. It is also cleared by a reset.

IP (interrupt pending) The IP bit is set if the I bit is set when the segment is accessed. This bit indicates that the associated segment was the source of the MMU's interrupt request. It is cleared under software control, by a reset, or when the segment's E bit is clear.

M (modified) The M bit is set by the MMU if the segment has been written to since it was defined. If a segment is to be swapped out of physical memory, the old segment must be saved if the M bit is set. If the M bit is clear, the segment can be overwritten. The M bit is cleared under software control or by a reset.

WP (write-protect) The WP bit is set by the operating system to write-protect the segment. Once the WP bit has been set, any attempt to write to the logical address space spanned by the segment will cause a write violation and the assertion of the MMU's FAULT* output. The WP bit is cleared under software control or by a reset.


E (enable) The E bit, when set under software control, enables the segment to take part in the address translation process. In other words, setting $E = 1$ activates the segment and setting $E = 0$ turns off the segment. The function of the E bit is to remove any segment descriptors from the pool of 32 until they are actively engaged in the address translation process. The E bit is cleared by software or by an unsuccessful load descriptor register operation. It is *not* cleared by a reset.

In addition to the 32 descriptors and the 16-entry address space table, the MMU has a set of six 8-bit registers and a temporary descriptor. The registers perform various functions, from providing interrupt vectors to storing global status information. The temporary descriptor has the same structure as other descriptors and can be loaded with data from the system bus. This data is then transferred to any of the 32 descriptors selected by the programmer.

Operating the 68451 MMU As stated earlier, the precise operational details of the MMU are rather complex, and readers must refer to its data sheet if they want to use this component. Here only the details of most interest are given. In particular, the application of the 68451 in multiple-MMU systems is not considered.

Figure 7.21 shows how the MMU is connected between a 68000 processor and the system's physical address bus. Note that the MMU itself is address mapped onto the 68000's PAB (physical address bus) and not the logical address bus, because its active-low chip select input is derived from PA₀₁ to PA₂₃. Due to the limitations of chip packaging, the MMU cannot support a separate data bus (it already has 64 pins), and therefore its data input, D₀₀ to D₁₅, from the CPU is multiplexed onto its address outputs, PAD₀ to PAD₁₅. This arrangement requires support circuitry to multiplex the address and to latch the data from D₀₀ to D₁₅. Two outputs from the MMU, ED* and HAD*, control the data and address buses.

Figure 7.21 Interfacing the MMU to a 68000



The hold address (HAD*) output controls the external latches on the address bus. HAD* is asserted by the MMU to hold the physical address stable in the latches. The enable data (ED*) output controls the data transceivers between the 68000 data bus and the MMU. When ED* is asserted, the data transceivers are enabled and drive the data bus. The MMU asserts ED* only during a read/write access to it or during an IACK* cycle.

The MMU communicates with a 68000 CPU using the conventional AS*, UDS*, LDS*, and DTACK* signals. The mapped address strobe (MAS*) output from the MMU is used to generate mapped data strobes for the system memory. Although AS* is asserted early in a read cycle by the CPU, MAS* cannot be asserted by the MMU until the address translation process has taken place. Adding an MMU to a system creates a rather severe penalty in terms of the memory cycle time. A memory cycle is extended from 8 cycles to 12 cycles.

The MMU has three control signals that enable it to communicate with other MMUs. These are *global operation* (GO*), *any* (ANY*), and *all* (ALL). In single MMU applications, these signals should be pulled up to V_{cc} by a resistor. One MMU must always be designated the master MMU by arranging its CPU interface so that *both* RESET* and CS* are asserted *simultaneously*. Nonmaster MMUs are reset in the normal way by asserting their RESET* inputs alone. Even in single-MMU systems, RESET* and CS* must be asserted simultaneously.

When a master MMU is reset, segment zero is set up as follows: 0 is loaded into its logical address mask (LAM), its ASN is loaded with 0, its ASM is loaded with \$FF, and its E bit is enabled. The 16 entries in the AST are cleared to 0, and all segments other than 0 are disabled by clearing their E bits. Because of these actions, all logical addresses from the 68000 are initially passed unchanged to the physical address bus following a reset. This reset sequence gives the operating system an opportunity to set up the MMU by loading the descriptors. Each descriptor is loaded by copying the information into the temporary descriptor and then transferring the information to the appropriate descriptor.

Switching from one task to another is called *context switching* and is performed by the operating system running in the supervisor state. The operating system changes the first two entries in the AST (AST1 = user data space and AST2 = user program space) to the ASN of the new task to be run. The new values of the program counter and status register (obtained from the new task's TCB) are pushed onto the supervisor stack. When an RTE is executed, the new task runs. Context switching is the same as *task switching* described in Chapter 6, except that the task number in the AST is also changed each time a new task is run.

68851 Paged Memory Management Unit

The 68451 segmented memory management unit is widely regarded as a brave attempt to introduce a sophisticated memory management mechanism in 68000-based systems. Unfortunately, it lacks the power and flexibility demanded by today's high-performance 68020- and 68030-based microcomputers. The two principal limitations of the 68451 are its speed (it adds four clock states to a 68000's memory access) and its limited number of segments, which makes it difficult to use in systems with complex memory maps.

The organization of the 68451 MMU restricts designers to segments with *exponential sizes* (e.g., 1, 2, 4, 8, 16, . . . times the minimum segment size). Consequently, the systems programmer is forced to use the binary buddy (or similar) algorithm to organize the physical memory efficiently. In other words, the programmer cannot readily adopt one of the many algorithms used to manage memories with fixed-size pages. On the other hand, the 68451 is relatively simple to use (at least in comparison with the 68851 PMMU) and its variable-sized segments make it easy to cater for systems with relatively few tasks (e.g., an operating system, a single user, and a couple of background activities).


The 68851 paged memory management unit (PMMU) implements a conventional, paged, memory-mapping scheme with a fixed (but user-selectable) page size and is

designed to operate in high-speed systems with an address translation penalty of about 35 ns. The PMMU's operating principles are very simple: It takes a logical address from the processor and uses its most significant bits to look up a *page descriptor* containing the address of the corresponding physical page. Unlike the *segmented* 68451 MMU, all the 68851 PMMU's address translations involve a fixed-size page. The page descriptor also contains information about the physical page (e.g., access rights).

However, the sheer wealth of options provided by the 68851 make it appear to be a very complex device. Part of the PMMU's complexity arises from the support it gives to the 68020's **CALLM** and **RETM** instructions. In this section we attempt to provide an overview of the PMMU and to describe its basic principles plus a few of its options.


The 68851 is implemented as a coprocessor (see Section 7.4) and is therefore well suited to applications in 68020-based systems (you would not use it with a 68000). Figure 7.22 illustrates how the pins of the 68851 can be arranged into functional groups and Figure 7.23 shows how the 68851 is interfaced to a 68020 at a block-diagram level. Like the 68451 MMU, the 68851 PMMU sits between the processor's logical address bus and the memory's physical address bus. Unlike the 68451, the 68851 does not require additional address multiplexers or data latches, since it is housed in a pin grid array and has sufficient pins for logical address and data buses plus a physical address bus. The 68030 includes a cut-down version of the 68851 on-chip, whereas the 68040 has two internal MMUs, both of which operate in a similar fashion to the 68030's MMU (but are simplified versions of 68030's MMU).

Figure 7.22
PMMU's
functional
signal groups



Although the PMMU's page size is fixed in the sense that all pages have the same size, the programmer can select the actual size of the page (from 256 bytes to 32 Kbytes) in his or her application. As the number of pages supported by the PMMU is, effectively,

Figure 7.23
Block diagram
of interface
of a 68851
to a 68020



unlimited, this device does not suffer from many of the limitations of the 68451 MMU. The actual maximum number of pages is given by 4 Gbytes/page size.

Two important differences exist between the way in which the PMMU implements address translation and the simple address translation mechanism using the page-table look-up technique we described earlier. The first is that the PMMU does not keep its page-table on-chip (remember we said that the PMMU supports an effectively unlimited number of pages). There is no way in which current technology can provide a gigantic on-chip page-table. Instead, the PMMU keeps some *frequently used* page-table entries on-chip in a 64-entry cache and hopes that it will not be necessary to fetch new page-table entries from memory too often.

The second difference between the PMMU and a simple page-table address translator is that the PMMU supports multilevel page-tables. We will soon see what this means in practice.


Suppose a programmer elects to use the PMMU's smallest page size (i.e., 256 bytes) in a 68020-68851 combination. Since eight address lines, A_{00} to A_{07} , select a location within a page, then $32 - 8 = 24$ memory lines must select a page descriptor in the page-table; that is, the page-table has 2^{24} entries because logical address lines A_{08} to A_{31} index into the table (which is at least *three* times as large as the 68000's entire address space). Remember that an entry in the page-table (i.e., a *page descriptor*) must consist of at least a 24-bit physical page address plus the associated access rights and status information. As the PMMU maintains this page-table in external memory, it must read memory to get each translation entry, considerably extending the processor's access time. If this were the whole truth, then using the PMMU would add an intolerable burden to the processor's average access time.

As we have said, the PMMU maintains a table of the last 64 logical-to-physical translations on-chip in an *address translation cache* (ATC). By the way, the ATC is frequently called a *translation look-aside buffer* (TLB) by other semiconductor manufacturers. Although just 64 out of, say, 2^{24} possible entries seems rather insignificant, it is highly probable that the next memory access made by the processor will use one of the

64 cached page descriptors in the ATC, since memory accesses are frequently highly correlated (i.e., some pages are repeatedly accessed). In the next section we will look at the characteristics of cache memory in greater detail.

Address Translation The precise mechanism by which the PMMU carries out its logical-to-physical address translation is rather complex, so we will provide just an overview here. This element of complexity largely springs from the way in which the PMMU implements a mapping table with pages as small as 256 bytes without requiring the 2^{24} page-table entries we mentioned previously. One way of looking at the process used by the PMMU to access its logical-to-physical address descriptors in its address translation table is to regard the CPU’s logical address in the same way we approach a postal address. A postal address has a series of fields: state, town, and street. These fields help guide the letter from its source to its destination. In the same way, the PMMU takes a logical address from the processor and uses its fields (we say what we mean by fields later) to locate the appropriate entry in the logical-to-physical address translation table. Figure 7.24 illustrates a logical address with multiple fields (in this example only two are shown).

Figure 7.24
Logical address
with multiple
fields




Note: This example provides only two levels of address translation, indexed by field 1 and field 2. The PMMU supports one to four logical address fields.

The translation process that takes us from a logical to a physical address is called a *table walk* (Figure 7.25). The start of the path to the required entry in the address translation table is the *root pointer*, which is a register in the PMMU. Three root pointers are implemented by the 68851: the supervisor root pointer (SRP), the CPU root pointer (CRP), and the DMA root pointer (DRP). The actual root pointer selected for an address translation depends on the type of memory space being accessed (e.g., user or supervisor). These root pointers provide three different sets of address translation tables and therefore permit the separation of user, supervisor, and DMA address spaces. By providing three root pointers, the PMMU can manage three separate tasks simultaneously. Incidentally, the 68030 has two root pointers (SRP and CRP); the DMA root pointer is not implemented because the MMU is on-chip.

The logical address from the processor is divided into from one to four fields (the number and size of the fields actually used by the PMMU are user-programmable). Imagine that we have chosen two fields (Figure 7.25). The most significant field, A, indexes into the first-level address translation table in memory. Each entry in this table, called a *table descriptor*, points to a second-level table. The *least significant* field, B, of the logical address indexes into the second-level table to locate the address of the actual page descriptor for this logical-to-physical translation. Notice that the PMMU employs two basic types of descriptor: *page descriptor* and *table descriptor*.

As you can see from Figure 7.25, a logical-to-physical address translation requires *multiple* memory accesses. Moreover, each access might require the fetching of a 64-bit

Figure 7.25
Using a logical
address to
perform a
table walk



descriptor, which, in this example, makes four 32-bit accesses in all. Remember that the 68551 PMMU stores up to 64 descriptors in its on-chip cache; therefore, the PMMU will only occasionally have to access the external descriptor tables in memory.

PMMU's Protection Mechanism The PMMU supports a sophisticated memory protection mechanism. In a very modest operating system, you might decide to classify all pages into four types: user, supervisor, read-only, and read-write pages. The PMMU provides a much more versatile protection mechanism (whose facilities will be used fully only in the most powerful of operating systems). To understand how the PMMU operates, you must appreciate the structure of the table descriptors that point to the next level down in the hierarchical address translation tables and the page descriptors that point to the actual physical pages.

The programmer (i.e., operating system designer) may select one of two types of table (and page) descriptor. Figure 7.26(a) describes the structure of a long table descriptor

RAL (read access level) The three *read access level* bits perform the read function corresponding to the WAL bits.

Limit The 15 *limit* bits provide a lower or upper bound on index values for the next level in the translation table. The limit can range from 0 to 2^{15} in powers of 2. That is, the limit field restricts the size of the next table down. For example, one of the logical address fields may have 7 bits and therefore support a table with 128 entries. However, in a real system you might never have more than, for example, 20 page descriptors at this level. By setting the limit to 5, you can restrict the table to 32 entries (rather than 128).

L/U (lower/upper) The lower/upper bit determines whether the *limit* field refers to a lower bound or to an upper bound. If $L/U = 0$, the limit field contains the unsigned upper limit of the index and all table indices for the next level must be less than or equal to the value contained in the limit field. If $L/U = 1$, the limit field contains the unsigned lower limit of the index, and all table indices must be greater than or equal to the value in the limit field. In either case, if the actual index is outside the maximum/minimum, a limit violation will occur.

Most of the bits in the page-table descriptor are self-evident, but we need to say more about the WAL and RAL bits. The two access-level fields, WAL and RAL, are used in 68020-based systems that provide a hierarchical protection mechanism in conjunction with the call module instruction `CALLM`. As we have said, this complex mechanism has been dropped from the 68030 and later processors. Basically, a `CALLM` instruction allows a task operating at one level of privilege to request the use of a module at a higher level of privilege. You can think of this mechanism as extending the 68020's supervisor/user operating mode into a system with nine levels (i.e., a supervisor mode and eight levels of user mode). Privilege level 0 is the highest, and 7 is the lowest.


WAL and RAL are used in conjunction with the PMMU's CAL (current access level) register. Suppose that CAL contains 4, and a page is accessed by a read cycle. This task at a privilege level of 4 may not access pages with a higher level of privilege. If the page being accessed has a read access level of 4 to 7, it may be read. If it has an access level of 0 to 3, it cannot be read, and a page-fault is raised.

The end result of a table walk is the page descriptor that is going to be used to perform the actual logical-to-physical address translation. As in the case of the table descriptors, there are two page descriptor formats: a long page descriptor (Figure 7.27(a)) and a short descriptor (Figure 7.27(b)). Remember that the only real difference between table and page descriptors is that table descriptors point to the next level in the translation tables and page descriptors point to the actual physical page. However, a page descriptor has several control bits not found in a table descriptor. These bits are as follows:

M (modified) The *modified* bit indicates whether the corresponding physical page has been written to by a bus master. The M bit must be set to zero when the descriptor is first set up by the operating system, since the PMMU may set the M bit but not clear it. Note that the U bit (used bit) is set if a table or a page descriptor is accessed, whereas the M bit is set if the page itself is written to.

L (lock) The *lock* bit indicates that the corresponding page descriptor should be made exempt from the PMMU's page-replacement algorithm. When $L = 1$, the physical page cannot be replaced by the PMMU. That is, you can use the L bit

Figure 7.27
Format of
a page
descriptor



to keep page descriptors in the ATC. Suppose your system regularly accesses 100 page descriptors. Clearly, only 64 of them may be stored in the ATC at any instant. You might wish to lock some of the descriptors if their associated pages must be accessed without performing a table walk. For example, descriptors corresponding to a critical section of operating system code (the scheduler) can be locked to keep them in the ATC.

CI (cache inhibit) The *cache inhibit* bit indicates whether or not the corresponding page is cachable. If CI = 1, the CLI* (cache load inhibit) bit of the PMMU is asserted to inform caches that this access should not be cached. Physical I/O devices or memory shared by another microprocessor must not be cached.

G (gate) The *gate* bit is used in conjunction with the 68020's CALLM (call module) instruction. Remember that these instructions are designed to support the eight-level prioritization mechanism that has been abandoned in the 68030 and later processors.

In addition to the long and short table descriptors, the PMMU supports *invalid* descriptors and *indirect* descriptors. The DT (descriptor-type) field of an invalid descriptor is zero and indicates that the corresponding page is not currently in physical memory but is on disk. Note that an invalid descriptor may appear at any location in the table walk (i.e., at any level) except for the root. When the PMMU encounters an invalid descriptor, it raises a bus error and permits the processor to load the missing pages.

An indirect descriptor is what its name suggests. The prize at the end of a table walk is a page descriptor. However, if an indirect table descriptor is used to replace a page descriptor, it is possible to point to a page descriptor in another table. Figure 7.28 describes the use of an indirect descriptor. Indirect descriptors can be used to share pages between different tasks, although this is not the only way to share pages.

Programmer's Model of the PMMU Due to its coprocessor interface (described in Section 7.4), the 68851 appears to extend the 68020's architecture by adding a new set of registers and instructions. Figure 7.29 illustrates these registers, which, of course, belong only to the 68020's supervisor mode architecture. The user programmer has no "knowledge" of the PMMU.

The PMMU's architecture includes three sets of registers: three root pointer registers, 16 breakpoint registers, and several control and status registers. We will describe the functions carried out by these groups of registers in turn.



Figure 7.28 Example of the use of an indirect table descriptor


Figure 7.29
PMMU's
programmer-
visible
register set



The three 64-bit root pointers are used to start the table walk for access in supervisor, user, and DMA address spaces, as we described earlier. Figure 7.30 illustrates the structure of a root pointer, which is similar to a table descriptor but lacks the RAL, WAL, S, U, and WP fields. As we will see, it is not necessary to use three root pointers. For many applications of the PMMU, one root pointer will suffice.

Breakpoint Registers The eight pairs of breakpoint registers, BAD0 to BAD7 and BAC0 to BAC7, provide a breakpoint acknowledge facility for the 68020. One pair of

Figure 7.30
Format of
a root pointer



registers is associated with each of the 68020's eight breakpoint instructions. These registers are used only during software analysis and system debugging and are not required for normal operation of the PMMU. When the 68020 executes a breakpoint instruction (**BKPT #n**), it carries out a breakpoint acknowledge bus cycle by reading from a predetermined address in CPU address space. The PMMU detects this access and responds either by providing a replacement op-code and terminating the cycle normally or by terminating the bus cycle with an illegal instruction exception. The breakpoint registers permit the programmer to force an illegal instruction or to provide a replacement instruction op-code.

Eight breakpoint acknowledge data registers, BAD0 to BAD7, hold replacement op-codes, and eight breakpoint acknowledge control registers, BAC0 to BAC7, determine how many times the op-code replacement should be made (1 to 255) before forcing an illegal instruction exception. For example, if you load BADi with \$WXYZ, then the op-code \$WXYZ will be loaded into the 68020 whenever the instruction **BKPT #i** is executed. Bits 0 to 7 of each breakpoint acknowledge register determine the breakpoint skip count, and bit 15 is the breakpoint enable control, BPE. If the BPE bit is clear, the breakpoint acknowledgment is disabled, and the breakpoint is terminated by the 68851 asserting BERR*.

If the BPE bit is set, one of the breakpoint acknowledge data registers supplies an op-code in response to a breakpoint instruction, and DSACK0*/DSACK1* is asserted to terminate the bus cycle. However, each time a breakpoint is acknowledged, the breakpoint skip count in the corresponding breakpoint acknowledge control register is decremented. When the skip count reaches zero, the PMMU asserts BERR* to terminate the breakpoint acknowledge cycle, and the 68020 begins exception processing for an illegal instruction.

You can use the breakpoint mechanism to monitor the flow of instructions. Suppose you place a breakpoint at the start of a subroutine and put the op-code that was at the breakpoint address in a breakpoint acknowledge data register. By means of the corresponding breakpoint control register, you can either let the breakpoint result in an illegal instruction exception (if the breakpoint skip count is zero) or you can permit the PMMU to respond to a breakpoint by supplying the replaced op-code.

Translation Control Register The PMMU's control and status registers determine the operating mode. Probably the most important PMMU control register is its translation control register, TC, that permits the programmer to define the way in which the PMMU performs its address translation. More specifically, it defines the structure of the address translation tables. Figure 7.31 describes the format of the TC. Basically, the translation control register enables the operating systems designer to choose an embarrassingly large number of possible address translation mechanisms by defining the size and number of address translation tables.

The most significant bit of the TC is simply an enable bit. When clear, it effectively removes the PMMU from the system, and all logical addresses are passed unchanged

Figure 7.31
Format of
the translation
control
register, TC

31	30	29	28	27	26	25	24	23	20	19	16	15	12	11	8	7	4	3	0
E	0	0	0	0	0	SRE	FCL	PS	IS	TIA	TIB	TIC	TID						

to the PMMU's physical address bus. When E is set, the PMMU performs address translation.

The supervisor root pointer enable bit, SRE, is set to force all supervisor mode accesses to use the supervisor root pointer, SRP, and all user mode accesses to use the CPU root pointer, CRP. If SRE is clear, all accesses use the CRP. That is, the SRE bit lets the programmer choose between two root pointers (depending on the state of the S bit in the 68020) or a single root pointer.

The function code lookup bit, FCL, is set to enable *function code indexing*. That is, when $FCL = 1$, the PMMU takes the three function code bits (FC0 to FC2) from the processor and uses them to index into an eight-entry table. This table is the first-level descriptor table; it allows you to have completely separate address translation tables for each function code. If $FCL = 0$, the root pointer points to the first-level address translation table, which is common to all function codes.

The 4-bit page size field, PS, selects the page size as 2^{PS} where PS is in the range 8 to 15, giving page sizes 2^8 (256 bytes) to 2^{15} (32 Kbytes). Values of PS in the range 0 to 7 are illegal.

The 4-bit initial shift field, IS, provides a mask for the IS most significant bits of the logical address. That is, the IS field tells the PMMU to ignore the first IS bits of all logical addresses and to begin translation at address bit $31 - IS$. So, if we wish to use a 24-bit logical address (i.e., make the 68020 look like a 68000), setting $IS = 8$ has the desired effect.

Four 4-bit fields TIA, TIB, TIC, and TID describe the lowest four levels of address translation tables. The first field, TIA, must be nonzero and indicates the number of bits in the logical address that are to be used as an index into this table. For example, if $TIA = 6$, the first 6 bits of the logical address point to one of $2^6 = 64$ entries (i.e., next-level table descriptors).

Fields TIB, TIC, and TID each provide information about the next-lower translation table, respectively. If any of these fields is zero, address translation tables end at the level above and the levels below must be set to zero. Consider an example with two fields: $TIA = 7$, $TIB = 10$, $TIC = 0$, and $TID = 0$. The first-level table, A, contains 2^7 descriptors. Each of these 128 descriptors points to a second-level B table (i.e., there are 128 second-level tables) containing $2^{10} = 1024$ entries. The total number of descriptors in the system is, therefore, $128 \times 1024 = 128K$ (this number can be reduced by employing the limit field of the descriptors to prune the trees). Table levels C and D do not exist.

The sum of the six fields (Figure 7.31) is made up of IS, TIA, TIB, TIC, and TID and PS and must be equal to 32. Why? Because collectively these translation control register control bits divide up the 32-bit logical address into several fields. IS indicates the number of bits that are not translated. TIA, TIB, TIC, and TID define the number of bits in each of the hierarchical address translation tables. Finally, PS indicates how many bits are to be passed from the logical to the physical address bus untranslated (since these bits access a location within a page).

Once more, it must be stressed that the PMMU is an elaborate all-singing, all-dancing device and that many applications just do not require its sophistication. Imagine that you are designing a modest operating system to run on a computer with no more than 16 Mbytes of memory, and your pages are to be 4 Kbytes. Furthermore, you do not require multiple address translation tables according to function code or to supervisor

or user accesses. Finally, you are happy to accept two levels of address translation (a 32-entry first-level table and a 128-entry second-level table). The translation control register would therefore have the form shown in Figure 7.32.

Figure 7.32
Translation
control register

31								25	24	23		20	19		16	15		12	11		8	7		4	3	0
E	0	0	0	0	0	0	SRE	FCL			PS			IS		TIA		TIB		TIC		TID				
1	0	0	0	0	0	0	0	0			1100			1000		0101		0111		0000		0000				

Status Registers The PMMU has two status registers, PCSR and PSR. The PMMU's cache status register, PCSR, is used to indicate the status of the address translation cache (nothing to do with cache memory). The PMMU status register, PSR, contains status information about a descriptor that can be read by the host processor to determine the validity of the descriptor.

Only 5 bits of the PMMU's 16-bit cache status register, PCSR, are defined (Figure 7.33). The TA (task alias) field contains the current internal task alias (we will mention the task alias again later). The F (flush) field is set when the PMMU flushes entries in the ATC as a result of a write to the CRP. As you can appreciate, changing the CPU root pointer invalidates many descriptors in the ATC, since they belong to trees pointed at by a previous root pointer. The LW (lock warning) field is set when all entries in the ATC have been locked. Remember that you lock a cached descriptor to prevent its being swapped out when the ATC is full. If you lock all entries in the ATC, the PMMU may grind to a halt (as it will have to perform a table walk for all noncached entries).

Figure 7.33
Structure of the
PMMU's cache
status register

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
F	LW	0	0	0	0	0	0	0	0	0	0	0			TA

At this stage we will introduce the 68851's root pointer mechanism and its task-aliasing mechanism. However, these facilities are managed entirely by the PMMU, and the programmer is unaware of them. The PMMU's invisible (at least to the programmer) root pointer table holds the last eight CPU root pointers (CRPs). This root pointer table is rather like an ATC for root pointers. Whenever you change a CPU root pointer to run (or rerun) a task, the old CRP is held in the root pointer table. Now, since you explicitly load and reload the CPU root pointer, why does the PMMU need to record old CRPs? It is not really the old CRPs that the PMMU is interested in saving—it is the descriptors in the ATC that were associated with these old CRPs.


Each descriptor in the ATC has a field containing a value in the range 0 to 7 that records its associated CPU root pointer, or *task alias*. Whenever an access is made to the ATC, the task alias of the descriptor is compared to that of the current CPU root pointer. These two values must match before the descriptor can be used.

Now suppose the CPU root pointer is reloaded because of a task change. Obviously, all *old* descriptors in the ATC are redundant because they relate to an earlier task. The

PMMU knows that they are invalid because their task alias field does not match that of the current CRP. However, suppose the CPU root pointer is reloaded with a recent value in order to run a task again. Any descriptor in the ATC whose task alias matches the root pointer can be reused. That is, the task alias mechanism exists to make the PMMU more efficient by not throwing away old ATC entries.

Access Control Register The four access control registers (AC, CAL, VAL, and SCC) described in Figure 7.34 are used in conjunction with the eight-level privilege mechanism we mentioned earlier. As we said, most memory management systems will not use these registers, primarily because they operate (partially) in conjunction with the special 68020 instructions that are no longer implemented on the 68030 and 68040. The 16-bit access control register, ACR, determines how the PMMU implements its access control mechanism. If the MC (module control) bit of the access control register is clear, the PMMU does not support module call and return instructions, and the access level mechanism is not implemented. If the MC bit is set, the access control register's access level control (ALC) and module descriptor size (MDS) fields are enabled. We do not discuss the PMMU's access control mechanism here (further details can be found in the PMMU users' manual).

Figure 7.34
Structure of the
PMMU's access
control registers



We are now going to look at the PMMU's status register, PSR, which is described in Figure 7.35. The bits of the PSR are set or cleared by the PMMU when a descriptor is fetched by a `PREST` instruction. The meaning of most of the PSR's bits is self-evident. For example, the B bit (bus error) indicates, when set, that a bus error will be caused if the descriptor is fetched from memory. Bits 0 to 2 of the PSR indicate how many levels of translation table were searched during the table walk to find the descriptor. Note that a value zero in the limit field indicates either that the descriptor was in the ATC or that the search was terminated early.

The PSR reflects the 68851's status, but in a rather different way than the status register of the 68000 etc. The PSR is not automatically updated after each operation

Figure 7.35
Structure of the
PMMU's status
register (PSR)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
B	L	S	A	W	I	M	G	C	T	0	0	0	Table levels		

B = bus error
 L = limit violation
 S = supervisor only
 A = access level violation
 W = write-protected page
 I = invalid
 M = modified
 G = gate
 C = globally shared
 T = transparent translation (68030 only)
 Levels = number of table levels

(i.e., each address translation). Instead, it is updated only when the programmer executes the explicit **PTEST** (test logical address) instruction, which is available in two forms: **PTESTW** and **PTESTR**. One form is used with *write* accesses and the other with *read* accesses.

The function of the two **PTEST** instructions is to perform an address translation and then update the status register. Perhaps the **PTEST** is rather like the 68000's **CMP** instruction—both these instructions carry out an operation and set status flags but leave everything else unchanged. Basically, the **PTEST** instruction permits you to access a page and then examine the effects of this access by reading the bits of the status register. In other words, you are saying to the PMMU, “If I carried out this address translation by accessing this page, what would happen?” An important application of the **PTEST** instruction is in the validation of vectors passed to a procedure. By performing a **PTEST** on a vector, you can determine whether or not it leads to a legal access.

The syntax of the **PTEST** instruction is rather complex: **PTESTR** <fc>, <ea>, #level [, An]. The <fc> field permits you to specify the type of address space in which the descriptor lies (i.e., 0 to 7). The <ea> field provides the effective address of the page you are testing. The #level field defines the search level (i.e., the maximum number of levels to be searched in the hierarchical table's address translation). Finally, the optional [, An] field can be used to receive the physical address of the descriptor. As an example, consider the instruction **PTESTR** #1, 8(SP), #\$7, A0. The instruction performs a read test on the page at the effective address 8(SP) (i.e., the effective address is at [SP] + 8, which is 8 bytes below the top of the 68000's stack). The test is performed to a page accessed with the function code 1 (i.e., user data space), and the maximum number of search levels that may be performed is 7 (i.e., all levels in the tree must be searched, since 7 is the maximum search depth supported by the PMMU; we leave it to you to work out why it is 7). Finally, the address of the resulting descriptor is placed in A0. Once this instruction has been executed, you can test the bits of the status register, PSR, to see what happens.

PMMU's New Instructions Before we describe some of the MMU's instructions, we will remind you that it has a coprocessor interface; therefore, its registers and instructions appear, to the programmer, as an extension of the 68020's instruction set. In addition to an enhanced register set, the supervisor mode programmer also has several new instructions

to access the PMMU. All these instructions are, of course, privileged. Some of the new instructions are as follows:

PMOVE This instruction is used to transfer data to and from the PMMU's internal registers. The amount of data moved is determined by the size of the corresponding PMMU register. For example, **PMOVE (A0),CRP** will copy the 8-byte descriptor pointed at by A0 into the PMMU's CPU root pointer.

PLOAD Two *load* instructions, **PLOADR <function code>, <ea>** and **PLOADW <function code>, <ea>**, are used to load an entry into the address translation cache (which is normally done automatically by means of a table walk when you access a page whose descriptor is not already cached). The **<ea>** field provides the effective address of the logical page to be translated, and the **<function code>** field defines the type of address space in which the page lies. You can do this to save time during certain critical operations. For example, suppose you know that you are soon going to access a certain region of memory. By loading its descriptor(s) into the ATC, you can remove the overhead of the table walk. You must load one descriptor for each of the pages you wish to install. Note that the PMMU performs a table walk to determine whether the descriptor you are loading already exists in the ACT. If it does, the old descriptor is flushed and the new one added.

PFLUSH The *PMMU flush* instruction is used to invalidate the address translation cache and remove old entries. For example, if you are to change the logical-to-physical mapping tables (perhaps because of a task change), you will need to scrub the ATC of old descriptors. Sometimes you can use **PFLUSH** in a preemptive fashion. If certain tasks or procedures are not needed again, you can remove them from the ATC to make room for more valuable descriptors. Note that the **PFLUSH** instruction has several formats, depending on whether you wish to perform a complete or a partial flush.


PVALID The **PVALID (validate a pointer)** instruction is used in conjunction with the PMMU's mechanism that provides eight levels of privilege. Executing a **PVALID VAL, <ea>** instruction forces the PMMU to check the upper address bits of the destination against the contents of the validate access level register, VAL. If the effective address has a higher privilege level than that reflected by VAL, the PMMU takes an access-level violation exception. Otherwise, execution continues normally.

PBcc The PMMU implements coprocessor branch instructions. A **PBcc <label>** instruction causes a branch to the target destination on the condition cc. The condition cc is one of 16 conditions, depending on the state of the B, L, S, A, W, I, G, and C bits in the PSR. Similar PMMU conditional instructions are **PDBcc**, **PScc**, and **PTRAPcc**.

PSAVE The PMMU's **PSAVE** and the corresponding **PRESTORE** instructions are used to save and restore the PMMU's internal user-invisible state on the stack. This instruction is very obscure and is required only by processors with multiple operating systems. The only time the PMMU's state must be saved is when one O/S takes over from another.

68030's PMMU The 68030 includes much of the hardware of a 68851 PMMU on-chip. However, because it was not possible to include all the PMMU's silicon on a 68030 die, the 030's PMMU is a rather simplified version of the 68851. Since the 68030 does not support the 68020's module call/return instructions, the 68030's MMU does not implement the 68851 PMMU's eight-level privilege mechanism. The 68030 does not implement the 68851's breakpoint mechanism. Finally, most users do not require the full sophistication of the 68851. Consequently, the 68030's MMU has a simpler register set than the PMMU. As you can see from Figure 7.36, the 68030's MMU registers comprise *two* root pointers (CRP and SRP), a translation control register (TC), a status register (MMUSR), and two *new* transparent translation registers (TT0 and TT1).

Figure 7.36
The 68030
MMU registers



The 68030 does not support a DMA root pointer register, because no access to the chip's logical address bus is possible. Moreover, as there is no root pointer table, the 68030 does not implement task aliasing. Note that the 68030's MMU status register is called MMUSR, but it is effectively the same as the PMMU's PSR. Although the 68030's actual logical-to-physical address translation mechanism is essentially the same as that of the PMMU, the 030's address translation cache holds only 22 entries, in comparison with the PMMU's 64. This reduction will *slightly* reduce the performance of the on-chip cache (but not as much as you might think). The reduction was made necessary in order to get the 68020 and the 68851 on the same piece of silicon. Moreover, you cannot lock


descriptors in the ATC and prevent the 68030 from overwriting them by new descriptors. Finally, ATC entries cannot be defined as shared globally.

The 68030's MMU instruction set is rather smaller than that of the PMMU. The only instructions supported by the 68030 are **PFLUSH**, **PLOAD**, **PMOVE**, and **PTEST**. Note that conditional MMU instructions are not supported by the 68030 (i.e., **PBcc**).

The 68030's MMU does implement two new registers, called transparent translation register 0 and 1 (TT0 and TT1). Each of these two 32-bit registers specifies a block of at least 16 Mbytes of logical address space that does not take part in memory management. That is, the logical address is mapped into its identical physical address, and access rights are not checked. Transparent translation bypasses the MMU and is useful, for example, when large blocks of data are to be moved during DMA or graphics applications. You could even use transparent translation to improve the efficiency of the MMU by bypassing a large block of program or data (doing this makes room for other entries in the ATC). For example, the UNIX operating system can employ transparent translation, because it is permanently loaded into memory. Note that if a transparent translation cannot take place using TT0 or TT1, the address translation is handled by the MMU in the normal way by a table walk.

Figure 7.37 describes the structure of the two transparent translation registers (TT0 and TT1). The eight logical base address bits point to one of 2^8 possible logical blocks, each of 2^{24} bytes (i.e., 16 Mbytes), or 2^n times this size. If the transparent translation bit (i.e., the E bit) is enabled, any logical address within this block is passed unchanged to the 68030's physical address pins.

Figure 7.37
Structure of
the 68030's
two transparent
translation
registers



The eight logical address mask bits of the transparent translation register are used to mask out bits of the logical address base. Setting a bit in this field causes the corresponding bit in the logical address base to be ignored. Blocks of logical memory larger than 16 Mbytes can be transparently translated (up to the entire memory space of the 68030) by setting appropriate bits of the logical address mask. Note that this scheme is similar to the segmented memory management of the 68451 (the only difference is that the logical and physical blocks have the same address).

The meanings of the remaining fields of the two transparent registers TT0 and TT1 are as follows:

- CI (cache inhibit)** If the cache inhibit bit is set, the address translated by TT0/TT1 is not cached by the 68030 and the cache inhibit output, **CIOUT***, is asserted during the access.
- R/W (read/write)** The R/W bit defines the type of accesses transparently translated. If $R/W = 0$, write accesses are transparent. If $R/W = 1$, read accesses are transparent.

RWM (read/write mask) The read/write mask masks the read/write bit. If $RWM = 1$, both read and write accesses are transparently translated. When $RWM = 0$, only read or write accesses are translated, depending on the state of the R/W bit. Note that RWM must be clear to enable read-modify-write cycles to be transparently translated.

FC Base (function code base) The 3-bit function code base defines the function code necessary for accesses to be transparently translated. That is, the function code and the contents of the FC base field must match before a transparent translation can take place. Accesses that do not match this function code are not transparently translated.

FC Mask (function code mask) The 3-bit function code mask field masks the function code base bits to permit more than one address space to be transparently translated. Setting a bit in the function code mask makes the corresponding function code base bit a don't care bit. You can use this field to force the TT register to translate addresses for more than one function code. In the extreme, setting the function code mask to 1,1,1 will make the TT register ignore the function code base.

Suppose we wish to program TT0 to perform transparent translation to any logical address in the 64-Mbyte range \$2000 0000 to \$23FF FFFF that reads from user data space (FC = 001) or supervisor data space (FC = 101). The fields to be packed in TT0 are

Logical address base = \$20 = 0001 0000
 Logical address mask = \$03 = 0000 0011 (i.e., ignore A_{24} and A_{25})
 $E = 1$ (enable the transparent translation)
 $CI = 0$ (permit caching)
 $R/W = 1$ (transparent read accesses)
 $RWM = 0$ (read-only access)
 $FC = 001$ (or 101)
 $FC\ mask = 100$ (to mask out FC2)

The data to be loaded into TT0 is

000100000 0000011 1 0000 0 1 0 0 001 0 100 or \$1003 8214

The data can be set up by the instructions

```
MOVE.L    #$10038314,D0
PMOVE     D0,TT0
```

If you wish to transparently translate user program space in the region \$0000 0000–\$0FFFF FFFF, you would set $R/W = 1$, FC base = 010, FC mask = 000, logical base address = \$00, and logical address mask = \$0F.

Example of Address Translation Let's look at some examples of address translation (taken from the 68851 user's manual). Figure 7.38 describes a logical address with two address translation fields and a 1-Kbyte page size that requires a simple two-level table. The root pointer points to the first-level (or A-level) table, which has 2^{12} entries. Each of these entries points to a second-level table containing 2^{10} entries. Finally, the B level tables point to the actual page descriptors. In this example, the logical address is \$00A0 1A00 and you can see how the translation is performed.

Figure 7.38
Example of
address
translation




Figure 7.39 demonstrates how function code look-up can be combined with address translation. The root pointer points to a first-level table containing eight entries—one for each of the function codes. When the processor accesses memory, the function code

indexes into the function code table and selects a pointer to the next-level table. The table walk then continues exactly as for the previous example, using the hierarchical table structure. As you can see, this PMMU mode enables the operating systems designer to separate entirely supervisor/user and program/data memory spaces.

The third example, in Figure 7.40, is an extension of both figures 7.37 and 7.38. Two CPU root pointers are used (but not at the same time). One points to the first-level table for task A and the other to the first-level table for task B. In this case, some of the pages are shared. The operating system can change user tasks by simply reloading the CPU root pointer.

Figure 7.39
Example
of address
translation using
function codes





Figure 7.40
Example
of address
translation with
shared pages



7.3

CACHE MEMORIES


Cache memory provides system designers with a way of exploiting high-speed processors without incurring the cost of large high-speed main memory systems. The word *cache* is pronounced “cash” or “cash-ay” and is derived from the French word meaning *hidden*. Cache memory is hidden from the programmer and appears as part of the system’s memory space. There is nothing mysterious about cache memory. It is simply a quantity of very high speed memory that can be accessed rapidly by the processor. The element of magic comes from the ability of systems with cache memory to employ a tiny amount of high-speed memory (e.g., 64 Kbytes of cache memory in a system with

4 Mbytes of DRAM) and to have the processor make over 95 percent of its accesses to the cache rather than the slower DRAM. We are going to look at cache principles first and then at the way in which the 68020, the 68030, and the 68040 implement cache memory on-chip.

Cache memory locates frequently accessed information in high-speed SRAM (with access times in the region 15 ns to 45 ns) rather than in the much slower main memory. Unfortunately, the computer cannot know, *a priori*, what data is most likely to be accessed. Computer caches operate on a learning principle. By experience they learn what data is most frequently used and then transfer it to the cache.

The general structure of a cache memory is provided in Figure 7.41. A block of cache memory sits on the processor's address and data buses in parallel with the much larger main memory. Note that the implication of *parallel* in the previous sentence is that data in the cache is also maintained in the main memory.

Figure 7.41
General
structure of
cache memory



The probability of accessing the next item of data in memory is not simply a random function. Because of the nature of programs and their attendant data structures, the data required by a processor is often highly clustered throughout memory. This aspect of memories is called the *locality of reference*; it makes the use of cache memory possible.

A cache memory requires a cache controller to determine whether or not the data currently being accessed by the CPU resides in the cache or whether it must be obtained from the main memory. When the current address is applied to the cache controller, the controller returns a signal called *hit*, which is asserted if the data is currently in the cache. Before we look at how cache memories are organized, we will demonstrate their effect on a system's performance.

The principal parameter of a cache system is its hit ratio H , which defines the ratio of hits to all memory accesses. The hit ratio is determined by statistical observations of the operation of a real system and cannot readily be calculated. Furthermore the hit ratio is dependent on the actual nature of the programs being executed. It is perfectly possible to have some programs with very high hit ratios and others with very low hit ratios. Fortunately, the effect of locality of reference usually means that the hit ratio is

very high—often in the region of 98 percent. Before calculating the effect of a cache memory on a processor's performance, we need to introduce some terms:

Access time of main store	t_m
Access time of cache memory	t_c
Hit ratio	H
Miss ratio	M
Speedup ratio	S

The speedup ratio is defined as the ratio of the memory system's access time without cache to its speed with cache. For N accesses to memory, the total access time of a memory without cache is given by Nt_m .

For N accesses to a memory with cache, the total access time is given by $N(Ht_c + Mt_m)$. We can express M in terms of H as $M = (1 - H)$ (i.e., if an access is not a hit, it must be a miss). Therefore, the total access time for a system with cache is given by $N(Ht_c + (1 - H)t_m)$. The speedup ratio is therefore given by

$$S = \frac{Nt_m}{N(Ht_c + (1 - H)t_m)} = \frac{t_m}{(Ht_c + (1 - H)t_m)}$$

As we are not interested in the absolute speed of the main and cache memories, we can introduce a new parameter, k , that defines the ratio of the speed of cache memory to main memory. That is, $k = t_c/t_m$. Typical values for t_m and t_c might be 100 ns and 20 ns, respectively, which gives a value for k of 0.2.

Therefore,


$$S = \frac{t_m/t_m}{Ht_c/t_m + (1 - H)t_m/t_m} = \frac{1}{Hk + (1 - H)} = \frac{1}{1 - H(1 - k)}$$

Figure 7.42 provides a plot of S as a function of the hit ratio H . As you might expect, when $H = 0$, all accesses are made to the main memory, and the speedup ratio is 1. When $H = 1$, all accesses are made to the cache, and $S = 1/k$. The most important conclusion to be drawn from Figure 7.42 is that the speedup ratio is a *sensitive* function of the hit ratio. Only when H approaches about 90 percent does the effect of the cache memory become really significant. This result is consistent with common sense. If H drops below about 90 percent, the accesses to main store take a disproportionate amount of time, and the fast accesses to the cache have little effect on average system performance.

The actual speedup ratio achieved by practical microprocessors is nowhere near as optimistic as those just derived. The reason for this discrepancy is quite simple. A real microprocessor operates at a rate determined by its clock speed, the number of clock cycles per memory access, and the number of wait states introduced by the memory. These factors mean that there is little point in speeding up the cache memory beyond the time needed to achieve zero wait states. Even if you use a very fast cache, you cannot reduce a memory access time to less than that of a bus cycle without wait states. Consider the following example:

Microprocessor clock cycle time	20 ns
Minimum clock cycles per bus cycle	3
Memory access time	80 ns

Figure 7.42
Speedup ratio
as a function of
 H (hit ratio)



Wait states introduced by memory	2 clock cycles
Cache memory access time	30 ns
Wait states introduced by cache	Zero

These figures tell us that an access to memory takes $(3 + 2) \times 20 \text{ ns} = 100 \text{ ns}$, whereas an access to the cache takes $3 \times 20 \text{ ns} = 60 \text{ ns}$. Note that the actual access times for the main memory and the cache do not appear in this calculation. In this case, the speedup ratio is given by

$$\frac{100}{60H + 100(1 - H)} = \frac{100}{100 - 40H}$$

Assuming an average hit ratio of 95 percent, the speedup ratio is 1.61. This figure offers a modest improvement in performance but is considerably less than indicated by our original equations based only on the access time of the cache memory and the main store (i.e., 2.46).


Cache Organization

We are going to describe three ways of organizing a cache memory: direct mapped, associative mapped, and set associative mapped. Each of these has its own performance-to-cost trade-off.

Direct-Mapped Cache The simplest way of organizing a cache memory is *direct mapping*, which employs a simple algorithm to map data line i from the main memory into data line i in the cache. For the purpose of this section we will regard the smallest unit of data held in a cache as a *line* (sometimes called a block), which is typically made up of 2 or 4 consecutive words. We employ the term *line* because it is used extensively in literature dealing with cache memories.

Figure 7.43 illustrates the structure of a highly simplified direct-mapped cache. The memory is composed of 32 words and is accessed by a 5-bit address bus. The cache

Figure 7.43
Structure of a
direct-mapped
cache system




memory itself holds four lines, and the main memory holds four *sets* of four lines each. For the purpose of this discussion we need consider only the *set* and *line* (as it does not matter how many words there are in a line). The address in this example has a 2-bit set field (A_3, A_4), a 2-bit line field (A_1, A_2), and a 1-bit word field (A_0). When the processor generates an address, the appropriate line in the cache is accessed. For example, if the processor generates the 5-bit address 01110, line 3 is accessed.

A glance at Figure 7.43 reveals that there are four possible lines numbered 3 in the main memory—a line 3 in set 0, a line 3 in set 1, a line 3 in set 2, and a line 3 in set 3. But there is room only for one line 3 in the cache. In this example the processor accessed line 3 in set 1 with the address 01110. The obvious question to ask is, How does the system know whether the line 3 accessed in the cache is the line 3 from set 1 in the main memory?

Figure 7.44 demonstrates how the contention between lines is resolved by direct-mapped cache. Associated with each line in the cache memory is a *tag*, or *label*, that

Figure 7.44
Resolving
contention
between
lines in a
direct-mapped
cache




identifies the set to which that particular line belongs. When the processor accesses line 3, the tag belonging to line 3 in the cache is sent to a comparator. At the same time the set field from the processor (i.e., higher-order address lines A_3 , A_4) is also sent to the comparator. If they are the same, the line in the cache is the desired line, and a hit occurs.

If they are not the same because the line in the cache is not from set 1, a miss occurs, and the cache must be updated. The old line 3 in the cache is either simply discarded or rewritten back to main memory, depending on how the updating of main memory is organized.

Figure 7.45 provides a skeleton diagram of the structure of a direct-mapped cache memory system. The cache memory itself is nothing more than a block of very high speed random access read/write memory. The *cache tag RAM* is a fast combined memory and comparator circuit that receives both its address and data inputs from the processor's address bus. The cache tag RAM's address input is the line address from the processor; it is used to access a unique location (one for each of the possible lines) in the cache tag RAM. The data in the cache tag RAM at this location forms the tag associated with that location (i.e., it indicates to which set the line belongs). The cache tag RAM also has a data input, which is the tag field from the processor's address bus. If the tag field from the processor matches the contents of the tag (i.e., set) field being accessed, the cache tag

Figure 7.45
Simplified
structure of
direct-mapped
cache memory
system



Note: The line address accesses the cache tag RAM. The accessed location returns the tag (i.e., set) corresponding to the accessed line. The tag is compared with the set address on the address bus. If they match, the line being accessed is in the cache.

RAM returns a hit signal. Otherwise, external logic must intervene to update the cache and the cache tag RAM.

The advantage of the direct-mapped cache is almost self-evident. Both the cache memory and the cache tag RAM are widely available devices that, apart from their speed, are no more complex than any other mainstream integrated circuit. Moreover, the direct-mapped cache requires no complex line-replacement algorithm. If line x in set y is accessed, and a miss takes place, then line x from set y in the main store is loaded into the frame for line x in the cache memory (a frame is a unit of memory employed to hold a page); that is, no decision has to be made concerning which line from the cache is to be rejected when a new line is to be loaded.

Another important advantage of direct-mapped cache is its inherent parallelism. Since the cache memory holding the data and the cache tag RAM are entirely independent, they can both be accessed simultaneously. Once the tag has been matched and a hit has occurred, the data from the cache will also be valid (assuming the two cache data and cache tag memories have approximately equal access times).

The disadvantage of direct-mapped cache is almost a corollary of its advantage. A cache with n lines has one restriction: At any instant it can hold only one line num-

bered x . What it cannot do is hold a line x from set p and a line x from set q . This restriction arises because there is one page-frame in the cache for each of the possible lines. We now need to ask ourselves the question, Is this restriction important? To answer this, consider the following code:

```
REPEAT
    CALL Get_data
    CALL Compare
UNTIL match OR end_of_data
```

This innocuous fragment of code reads a string of data from a buffer and then matches it with another string until a match is found. Suppose that by bad luck the compiled version of this code is arranged so that part of the `Get_data` routine is in set x , line y , and part of the `Compare` routine is in set z , line y . Because the direct-mapped cache permits the loading of only one line y at a time, the frame corresponding to line y will have to be reloaded twice for each path through the loop. Consequently, a direct-mapped cache can have a very poor performance if the data is arranged in a certain way. However, statistical measurements on real programs indicate that the very poor worst-case behavior of direct-mapped caches has no significant impact on their average behavior.

To add insult to injury, you can imagine a situation in which a cache is almost empty (i.e., most of its page-frames have not been loaded with active data), and yet two particular pages have to be swapped in and out frequently because two active lines in the main store just happen to have the same line numbers. In spite of these objections to direct-mapped cache, it is popular because of its low cost of implementation and high speed.


Associative Mapped Cache

An excellent way of organizing a cache memory that overcomes the limitations of direct-mapped cache is called an *associative mapped cache*. A simple associative mapped cache is described in Figure 7.46. This cache organization places no restrictions on what data it can contain.

An address from the processor is divided into two fields: the tag and the word (Figure 7.46). Like the direct-mapped cache, the smallest unit of data transferred into and out of the cache is the line. Unlike the direct-mapped cache, the associative cache displays no relationship between the number of lines in the cache and the number of lines in the main memory. For example, consider a system with 1 Mbyte of main store and 64 Kbytes of associatively mapped cache. If a line comprises four 32-bit words (i.e., 16 bytes), the main memory is composed of $2^{20}/16 = 64\text{K}$ lines and the cache is composed of $2^{16}/16 = 4096$ lines. An associative cache permits any line in the main store to be loaded into one of its page-frames. In this example, line i in the associative cache can be loaded with any one of the 64K possible lines in the main store. Therefore, line i requires a 16-bit tag to label it uniquely as being associated with line i from the main store. Note that, since the lines in the cache are not ordered, the tags are not ordered and cannot be stored in a simple look-up table, as the direct-mapped cache can.

When the processor generates an address, the word bits select a word location in both the main memory and the cache. The high-order address bits from the processor comprise the current line's tag and are sent to the cache. The cache memory in Figure 7.46 can store any of the 64K memory lines in one of its frames, as it requires a 16-bit tag to identify each of its frames. If one of the 16-bit tags in the cache matches the tag from

Figure 7.46
Associative
mapped cache



Note: The tag field is matched with all tags in the cache *simultaneously*. If there is a match, the corresponding line is in the cache and there is a hit. If there is no match, the corresponding line is in main store.

the processor, the corresponding line is in the cache. Otherwise, a miss occurs and the cache must be updated. The cache tag memory must use associative memory, because all stored tags are *simultaneously* matched with the tag from the processor.


Associative cache systems require a special type of memory called *associative* memory. An associative memory has an n -bit input but not necessarily 2^n unique internal locations. The n -bit address input is a tag that is matched with a tag field in each of its locations *simultaneously*. If the input tag matches a stored tag, the data associated with that location is output. Otherwise the associative memory produces a miss output. Associative memory is also called *content-addressable memory* (CAM).

Associative cache memories are efficient because they place no restriction on the location of the data they hold. Unfortunately, associative memories are very expensive, and large associative memories are not available. Moreover, once the cache is full, a new line can be brought in only by overwriting an existing line. As in the case of virtual memories, cache memories must use a page (i.e., line) replacement policy. Because of the high cost of fully associative memories, computer designers frequently employ an arrangement that is a compromise between direct-mapped caches and fully associative caches called *set associative caches*.

Set Associative Cache

A *set associative cache* memory is arranged as a direct-mapped cache, but each line in the cache is replicated. The simplest set associative cache is called a *two-way set associative cache* and duplicates each line in the cache. For example, there are two line 5s in the cache, so it is possible to hold one line 5 from set *x* and one line 5 from set *y*. When the processor accesses memory, the appropriate pair of lines in the cache are accessed. Since two lines respond to the access, a simple associative match between the set address from the processor and the two stored tags can be used to determine which (if either) of the lines in cache are to supply the data. Typical set associative caches employ four direct-mapped caches in parallel. See Figure 7.47.

Figure 7.47 Set associative cache



Apart from choosing the structure of a cache system and the line replacement policy (if it is an associative cache), the designer has to consider how write cycles are to be treated. Should write accesses be made only to the cache and then the main store updated when the line is written back? Should the main memory also be updated each time a word in the cache is modified? The latter policy is called a *write-through* policy and is relatively efficient because the cache can be written to rapidly, and the main memory can be updated over a longer span of time.

Another of the concepts often found in texts on cache systems is *cache coherency*. As we know, data in the cache also lives in the main memory. When the processor modifies data, it must modify both the copy in the cache and the copy in the main memory (although not necessarily at the same time). There are circumstances when the existence of two copies (which can differ) of the same item of data causes problems. For example,

an I/O controller using DMA might attempt to move an old line of data from the main store to disk without knowing that the processor has just updated the copy of the data in the cache but has not yet updated the copy in the main memory. Cache coherency is also known as *data consistency*.

Cache Memory and the 68000 Family

From what we have already said about cache memory, it should be obvious that cache memory systems are both expensive and complex. Consequently, until recently they have not generally been associated with low-cost microprocessor systems. In any case, a 68000 running at 8 MHz can use low-cost DRAM with no wait states. Modern microprocessors such as the 68020 and 68030 operate at speeds sufficiently great to make cache memory worthwhile. On the other hand, the addition of a cache memory subsystem can greatly increase the cost of a microcomputer and can push its price into the minicomputer range.

Designers of the 68020 and 68030 have placed a rather modest quantity of cache on-chip and have therefore eliminated all the design and implementation overheads associated with cache memories. On the other hand, the on-chip cache gives these processors a boost in performance at no cost to the user. Modern technology has enabled the 68040 to implement an impressive on-chip cache system.


68020's Cache The 68020 implements a 64-longword direct-mapped *instruction* cache. That is, instructions are cached but not data. By not caching data, the design of the cache is greatly simplified, since the problems of cache coherency and memory updating are eliminated. The 64 longwords (256 bytes) permit small loops to be run entirely from cache and thereby remove the need for instruction fetches from main store. As you can imagine, the 68020's cache has relatively little effect on the execution of pure in-line code with no loops. Note that the 68020's *internal* cache speeds up the processor more than an *external* cache, because the 68020 does not need to perform an external memory access if an instruction is cached.

The 68020's cache controller caches instructions automatically as they are prefetched. Instructions are stored in the 68020's direct-mapped cache, whose organization is described in Figure 7.48. The logical address from the 68020 consists of a 32-bit address, A_{00} to A_{31} , and a 3-bit extension made up of the function code, FC_0 to FC_2 . Address bits A_{02} to A_{07} select one of $2^6 = 64$ lines in the cache memory. Address bit A_{01} selects the lower or upper word of each line in the cache.


The 64-entry cache tag memory contains sixty-four 25-bit tags (i.e., 24 bits for address bits A_{08} – A_{31} and FC_2). FC_2 is included to distinguish between a supervisor space instruction and a user space instruction. When the 68020 prefetches an instruction, a line in the cache is accessed, and the corresponding tag is read from the tag store. A hit is declared and the instruction is read from the cache if two conditions are met: (1) The tag matches both the high-order bits of the address bus and FC_2 of the current function code, and (2) the V bit is set (see later). Otherwise, the instruction is read from the external memory and the on-board cache is updated. Since the 68020 always prefetches instructions that are aligned at a longword boundary, both words of a line in the cache are always updated, regardless of which word caused the miss.

The tag memory contains just one control bit, a valid or V bit. The function of the V bit is to *validate* entries in the cache. During a processor reset (e.g., after power-up), all 64 V bits are cleared to indicate that the cache is empty.

The 68020's instruction cache is almost, but not quite, invisible to the (systems) programmer. The 32-bit cache control register, CACR, in the 68020's supervisor space

Figure 7.48 Organization of the 68020's cache

can be accessed by the privileged instructions `MOVEC CACR, Rn` and `MOVEC Rn, CACR` to control the operation of the cache. Although CACR is a 32-bit register, only 4 bits are defined (see Figure 7.49).

Figure 7.49
Cache control register

C = clear cache
 CE = clear entry
 F = freeze cache
 E = enable cache

During a reset the cache is cleared by resetting all V bits to invalidate the entries in the cache, and the cache enable and cache freeze bits of the CACR are also cleared. The cache enable bit determines whether or not the cache is to be used. If $\text{CACR}(E) = 0$, the cache is disabled—it does not exist. You might wonder why it may be necessary to disable the cache. Suppose you are debugging the 68020 by observing the flow of information on the data and address buses. The internal cache suppresses the fetching of instructions that are already cached and therefore might make it difficult to debug the 68020.

Since the cache enable bit is cleared on reset, the supervisor program must explicitly set it to enable the cache. We can do this by

MOVE.L #\$01,DO

MOVEC DO,CACR

Set bit zero (i.e., the E bit)

Load cache control register.

John Hodson (Motorola’s former Northern Europe training manager) once described one of his 68020 courses. John was discussing the 68020’s instruction cache and said, “Of course you can’t benefit from the cache until you’ve first enabled it.” An engineer in the audience turned an unattractive shade of gray, stood up and asked John if he could leave to make an important phone call. The engineer had attended the course because his company was using the 68020 and could not understand why it did not achieve the performance suggested by Motorola. They had simply forgotten to enable the cache.

By the way, if you disable the cache and then reenable it, the previously valid entries remain valid and can be used again.

The *cache freeze bit*, when set to 1, suspends the instruction cache’s update mechanism. If a miss occurs, the line in the instruction cache is not updated. When F is cleared, the cache updates instructions normally. Do not confuse the E and F bits. The E bit simply switches off the cache and prevents the 68020 from using it. The F bit permits the cache to be accessed but not to be updated. Since the 68020’s cache is rather small, it holds relatively few instructions and is refilled every time a section of in-line code is executed. Suppose you have a short task switcher that must be fast. You can unfreeze the cache on entry to the code and then freeze it again at the end of the code block. In this way, the cache is not updated and the task switcher’s code will be cached next time it is called. Consider the following example:

SWITCH

MOVE.L #\$0001,DO

MOVEC DO,CACR

⋮

MOVE.L #\$0011,DO

MOVEC DO,CACR

RTS

Enable and unfreeze cache

Set up cache control register

Code of task switcher

Enable and freeze cache


Set up cache control register

Return

The *clear cache bit*, CACR(3), is used to clear, or *flush*, all entries in the cache. Setting the C bit of the CACR has the effect of clearing all V bits. If the operating system performs a context switch, or a new program is loaded into main store, it is necessary to clear (flush) the cache to remove old (i.e., *stale*) instructions.

The *clear entry bit*, CACR(2), can be used to clear a single entry (i.e., line) in the cache (as opposed to the C bit, which clears all entries). We tell the 68020 which location is to be cleared by means of another supervisor space register, the CAAR (cache address register). (See Figure 7.50.)

Figure 7.50
Cache address register



The index field of the CAAR determines which line of the cache is to be cleared when the CE bit is set (the cache function address is not used by the 68020). The CE bit is automatically reset to 0 after it has been loaded with 1.

As you can see, it is easy to use the 68020’s cache memory—you enable it and then forget about it. The use of cache memory has big implications, and problems caused by

cache memories are some of the hardest to track down. The real danger lies in modifying data in main memory without changing the data in the cache. Suppose you load a new program from disk into main memory and begin executing it. The cache will contain old instructions even though the corresponding information in main memory has now been overwritten by new instructions. You can avoid this problem by *flushing* the cache each time you load new code. If you forget to flush the cache, you will spend weeks looking at the code byte by byte and wondering why the 68020 does not do what it was told. Incidentally, there is no explicit way in which you can examine the contents of the 68020's (or 68030's) cache.

The 68020 has one hardware cache control pin, CDIS* (cache disable), that can be asserted by external hardware to disable the cache. Asserting CDIS* disables the cache but does not flush it. CDIS* is used largely by external test equipment.


68030's Cache The 68030 doubles the size of the 68020's cache by supporting a 256-byte *data cache* in addition to the 68020's 256-byte instruction cache. It is important to note that the 68030's two caches are *logical* caches, since they cache logical addresses from the 68030. This statement is necessary because the 68030 contains an on-chip memory management unit (as discussed in Section 7.2), and therefore the address at its address pins is a *physical* address rather than a logical address. The point we must appreciate here is that if the mapping performed by the 68030's memory management unit is changed, both the 68030's caches must be flushed.

Since the 68030's instruction and data caches are entirely independent, they can operate autonomously. That is, the 68030 can perform an instruction fetch and a data fetch to its internal caches, perform a data fetch to external memory, and execute an instruction—all simultaneously. This degree of parallelism greatly enhances the performance of the 68030. Before looking at the details of the 68030's cache, we will briefly comment on the new pins (i.e., hardware interface) used to support the cache.

Since the 68000 family uses memory-mapped I/O, imagine the effect on a peripheral of caching data. The first time the CPU reads a peripheral, the data will be read correctly and then cached. The next time it reads the peripheral, it will read the old data from the cache even though the peripheral may have new data for the CPU. The 68030 has a cache disable input, CDIS*, that can be asserted to disable both caches. A separate cache inhibit input, CIIN*, can be asserted to disable the cache during certain memory accesses (e.g., I/O accesses to peripherals). CIIN* is ignored in write cycles.

An output signal, *cache inhibit out*, or CIOUT*, indicates to any external cache that the bus cycle should be ignored. Two signals are provided to permit an entire line of the cache to be filled in a burst of data transfers. *Cache burst request*, CBREQ*, is an output that requests a line of data, and *cache burst acknowledge*, CBACK*, is an input informing the cache that one more longword can be supplied.

You might expect the 68030's instruction cache to be organized in exactly the same way as the 68020's instruction cache. Figure 7.51 illustrates the organization of the 68030's cache. Note that it is organized as 16 lines of four longwords rather than 64 lines of one longword. The capacity of the 68030's instruction cache is the same as the 68020's, but its depth has been decreased and its width (i.e., line size) has been increased. If you look more closely at Figure 7.51 (and compare it with Figure 7.48), you will see another difference between the 68020's and 68030's instruction cache. The 68030's tag store has four V bits per entry. Consequently, each longword in a line can be individually validated.

Figure 7.51 Organization of the 68030's instruction cache

These modifications permit the 68030 to implement a burst mode cache refill. When a miss occurs, the appropriate longword in the current line is replaced. However, if the 68030's cache is programmed to operate in a burst mode (using CBREQ* and CBACK*), the entire line is refreshed, and four longwords are transferred in a single burst. Of course, burst mode operation is possible only if the memory interface supports it.

The 68030's data cache is organized almost exactly like the instruction cache of Figure 7.51. The only real difference between the instruction and data caches is that the instruction cache tag includes only FC2 (which indicates user/supervisor access), whereas the data cache tag stores the whole function code, FC0 to FC2. However, the operational details of the data cache are much more complex than those of the instruction cache, since a data cache can be written to by the 68030 as well read from. The data cache stores any data references to address space (except to CPU space).

When a data access is made, the stored tag bits (A_{08} to A_{31} and FC0 to FC2) are indexed by A_{04} to A_{07} . Address bits A_{02} and A_{03} select the actual longword of the current

line. If the tag field of the current address and function code match the stored tag bits, a hit occurs. Otherwise a miss occurs. As you know, the 68030 supports misaligned data operands, and a longword can be accessed at any boundary. In plain English, the 68030 can access a longword that has 1 byte cached and 3 bytes in main store only. When this happens, the 68030 treats the misaligned access as two accesses: one that results in a hit and one that results in a miss. These are then treated separately. I sometimes wonder whether the engineers who implemented the 68030's cache would like to strangle the engineers who implemented the 68020's dynamic bus sizing mechanism.

Read and write data accesses are treated differently by the 68030. Data reads are treated exactly like instruction reads. If a miss occurs, the operand is read from main store, and the cache is updated. When data is written to memory, it is written to the cache and also written in parallel to the external main store. This approach means that the memory and cache remain always in step and that a line of the cache can be updated or flushed without having to write it back to memory. Such a cache is called a *write-through* cache.

The fine details of the 68030's data cache are rather complex, so we will provide only an overview here by looking at the 68030's cache control register (Figure 7.52). Although the 68030's CACR looks much more complex than the 68020's CACR, it is not. All the 68020's instruction cache control bits have been duplicated to refer to the instruction or the data cache explicitly. That is, you can enable or freeze either the instruction cache or the data cache independently.

Figure 7.52
The 68030's
cache control
register, CACR

31	...	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	...	0	WA	DBE	CD	CED	FD	ED	0	0	0	IBE	CI	CEI	FI	EI

WA = write allocate

DBE = data burst enable

CD = clear data cache

CED = clear entry in data cache

FD = freeze data cache

ED = enable data cache

IBE = instruction burst enable

CI = clear instruction cache

CEI = clear instruction cache entry

FI = freeze instruction cache

EI = enable instruction cache

The real additions to the 68030 are a write-allocate bit and data/instruction cache burst enable bits. The burst enable bits, DBE and IBE, are cleared after a reset and can be set to permit the 68030 to fill a line in its cache using the burst mode described before.

The write-allocate bit can be set to select the 68030's data cache write-allocate mode. The WA bit is cleared after a reset and is ignored if the data cache is frozen. When WA = 0, a write-around policy is implemented, and write cycles resulting in a miss do not alter the data cache's contents. That is, the main store is updated but not the cache, because the cache is updated only during a write hit.


When WA = 1, the 68030 operates in its write-allocation mode and the processor always updates the data cache on (cachable) write cycles but validates an updated entry only during hits or when the entry is a longword aligned at a longword boundary.

Once again, it is necessary to stress that the 68030's cache memory is invisible to the user-programmer. Care has to be taken to inhibit the 68030's data cache by asserting CIIN* when a memory-mapped I/O port is accessed. If the supervisor mode implements

task switching (using the on-chip MMU), the caches must be flushed before the new task runs, since the relationship between the cache and main memory will have altered.

68040's Cache The 68040 represents a giant leap forward in cache technology over the 68020 and 68030. Like the 68030, the 68040 has independent and autonomous instruction and data caches. However, these caches are both four-way set associative caches with 64 sets of four 16-byte lines (i.e., 4 Kbytes each) and are located after the on-chip MMU to provide a physical cache. That is, the 68030 caches data before its logical address is passed to the MMU, whereas the 68040 caches data after the MMU has calculated the physical address. Figure 7.53 describes the structure of the 68040's cache.

Figure 7.53 Internal organization of the 68040's cache



The 68040's cache operates in conjunction with the on-chip MMU. Each page (i.e., unit of memory) is assigned a 2-bit code that determines how data on that page is to be cached. For example, pages containing I/O space can be marked as noncachable, or pages can be marked as *write-through* or *copy-back* pages.

Each entry in the instruction cache contains a V bit, whereas each entry in the data cache contains both a V bit and D bit (dirty bit). Instead of relying on the write-back

algorithm, the 68040 marks a line in the data cache as *dirty* if it has been written to. Lines with their D bits set must be written back to memory. Write-back occurs when the line is accessed and a miss results. The 68040 permits an explicit write-back by means of the new `CPUSH` instruction, which pushes the selected dirty data cache lines to memory and then invalidates the lines in cache. All data transfers between the 68040's cache and external memory operate in a burst mode and transfer an entire line.

One of the great problems caused by cache memory in sophisticated microprocessor systems is called *cache coherency*. The same problem occurs when an author sends a chapter of a manuscript to a publisher, who edits it and makes changes. While this process is going on, the author looks through the chapter and decides to improve it. Before long, the author's copy and the publisher's copy are no longer the same. This situation causes endless confusion. In a similar way, a multiprocessor system (especially those with DMA) means that more than one processor can modify the contents of memory. For example, a disk drive might transfer a file to a block of RAM, or one processor might leave a message for another processor in a block of RAM. Noncached systems present no problems under these circumstances. However, a cached system must ensure that when the memory is updated, the cached copy of the data is also updated and not left "stale."

The 68040's cache solves the problem of cache coherency by means of a remarkable technique called *bus snooping*. Instead of only actively accessing the system bus like other members of the 68000 family, the 68040 also monitors the bus in a passive fashion. If an alternative bus master accesses the bus and writes data (when the 68040's snooping is enabled), the 68040 may then either invalidate the same line in its own cache or it may update its cache (depending on its programming).

Consider a read cycle by an alternate bus master. Suppose the alternate master performs a read cycle and accesses a location that is cached by the 68040 and that the location has its dirty bit set. In this case the alternate master will be in danger of reading stale data from memory. The 68040 can be programmed to prevent the memory from responding to the read access and to supply the correct data itself.

It should now be clear why the 68040 has a physical cache rather than a logical cache. If it had a logical cache, it would be able to deal only with addresses generated by the processor. By using a physical cache, the 68040 caches addresses that appear on the system address bus and are meaningful to the system memory. Without physical address caching, the 68040 would not be able to perform bus snooping and ensure cache coherency. We will look at the 68060's cache when we introduce the 68060 at the end of this chapter.

7.4

COPROCESSOR

The designer of any microprocessor would like to extend its instruction set almost infinitely but is limited by the quantity of silicon available (not to mention the problems of complexity and testability). Consequently, a real microprocessor represents a compromise between what is desirable and what is acceptable to the majority of the chip's users. Having said this, there are many applications for which a given microprocessor lacks sufficient power. For example, even the powerful 68020 is not optimized for applications that require a large volume of scientific (i.e., floating-point) calculations. We are now going to look at one way in which the power of an existing microprocessor can be considerably enhanced by means of an external coprocessor.

Assume that we have a 68000 microprocessor and that it is necessary to increase its processing power. When we talk about increasing a microprocessor's processing power, we do not mean the addition of a few instructions, but the inclusion of a radically new facility. For example, we might require the processor to tackle floating-point arithmetic, to handle high-speed graphics, or to perform memory management. Since it is not always practical to modify the 68000 die itself to include these new facilities, the obvious solution is to resort to parallel processing, in which an auxiliary processor takes on the burden of the new tasks.

In a general-purpose parallel processor, two or more processors operate concurrently. Such a system can be a very complex arrangement, since it requires communication paths between the various processors and special software to divide the task between them. A practical multiprocessing system based on a member of the 68000 family should be as simple as possible and require a minimum overhead in terms of both hardware and software.

An ideal coprocessor is designed to appear to the programmer as an extension of the CPU itself. For example, the 68882 floating-point coprocessor, FPC, can be employed in a 68020-based system to give the programmer an extended 68020 instruction set that is rich in floating-point operations. As far as the programmer is concerned, the architecture of the 68020 has just been expanded. A coprocessor like the FPC not only enhances the 68020's *instruction set* but also other components of its architecture. For example, the FPC "adds" eight 80-bit floating-point registers to the 68020's existing complement of registers. Moreover, the 68020's extended instruction set can cope with branches on FPC conditions and even handle exceptions initiated by the FPC.

We can choose several ways of arranging the coprocessor so that it can work alongside a microprocessor. One technique is to provide the coprocessor with an instruction interpreter and program counter. Each instruction fetched from memory is examined by both the microprocessor and the coprocessor. If it is a microprocessor instruction, the microprocessor executes it; otherwise the coprocessor executes it. As you might imagine, this solution is feasible but by no means easy, since it is difficult to keep the microprocessor and coprocessor in step. Another technique is to equip the microprocessor with a special bus to enable it to communicate with an external coprocessor. Whenever the microprocessor encounters an operation that requires the intervention of the coprocessor, the special bus provides a dedicated high-speed communication between the processor and its coprocessor. Once again, this solution is not simple.

The designers of 68000-family coprocessors decided to implement coprocessors that could work with *existing* and *future* generations of microprocessors with minimal hardware and software overhead. The actual approach adopted by 68000-family coprocessors is to tightly couple the coprocessor to the host microprocessor and to treat the coprocessor as a *memory-mapped peripheral* lying in *CPU address space*. In effect, the microprocessor fetches instructions from memory, and if an instruction is a coprocessor instruction, the microprocessor passes it to the coprocessor by means of the microprocessor's asynchronous data transfer bus. By adopting this approach, the coprocessor does not have to fetch or interpret instructions itself.


The 68000-family coprocessors are of the *non-DMA* type, because they never act as bus masters (greatly simplifying the design of the coprocessor interface). If a coprocessor requires data from memory, the host processor must fetch it. A corollary of this is that the coprocessor does not have to deal with, for example, bus errors, since all memory accesses are performed by the 68000-series processor.

The 68000-series coprocessors are designed to work efficiently with the 68020, 68030, or 68040 because the microprocessor-coprocessor communication protocol is built into the *firmware* of the microprocessor itself. It is, in fact, perfectly possible to employ a coprocessor with a 68000, but the user must then emulate the 68020's coprocessor interface in software. In what follows, we will regard the 68020 as the host processor when describing coprocessors.

So, how can new coprocessor instructions be mapped onto the 68000's existing instruction set? In order to provide new instructions that can be interpreted by a coprocessor, a 68020 must allocate suitable op-code bit patterns. That is, a certain bit pattern must be interpreted by the processor as a coprocessor instruction. The 68020 uses its F-line op-codes to communicate with its coprocessors. You will remember from Chapter 6 that the F-line op-codes are also *software exceptions*, or *traps*. We will soon see that the 68020 first treats an F-line bit pattern as a coprocessor instruction and then, if a coprocessor does not respond, treats it as a normal F-line exception.


The coprocessor is not located in conventional memory space but is memory-mapped in *CPU address space*, for which the function code on FC2, FC1, FC0 = 1,1,1. Since the coprocessor lies within CPU address space, it does not compete for program/data space and it is easy to detect accesses to the coprocessor (because FC2, FC1, FC0 = 1,1,1). Although it is theoretically possible to locate a coprocessor anywhere within the 68020's 2^{32} -byte address space, each coprocessor is restricted to a specific slice of CPU memory space. The 68000 family supports up to eight coprocessors in the region \$20000 to \$2E01F. Each coprocessor is allocated a 32-byte slice of memory space. The address of a coprocessor within CPU space is illustrated in Figure 7.54.

Figure 7.54
Address of a
coprocessor
within CPU
space



When the 68020 communicates with a coprocessor, address bits A_{31} to A_{20} are set to 0 (along with bits A_{12} to A_{05}) and the coprocessor identification code 0010 is placed on address bits A_{19} to A_{16} . This code indicates to the system hardware that a coprocessor access is taking place. Address bits A_{15} to A_{13} compose the Cp-ID field and define one of eight possible coprocessor types from 000 to 111 (for example, the code $A_{15}, A_{14}, A_{13} = 0,0,1$ indicates a 68882 IEEE floating-point coprocessor). Currently, only two coprocessor types are defined (one is the FPC and the other is the MMU with a Cp-ID of 0,0,0). Finally, the least significant five address bits A_{04} to A_{00} can be used to access memory-mapped registers within the selected coprocessor. Figure 7.55 provides a memory map of the coprocessor-CPU memory space. The way in which a coprocessor is memory-mapped into a specific region of CPU address space is of interest to designers who have to interface coprocessors to microprocessors. It is of no interest to programmers, because the coprocessor appears as an extension of the microprocessor's instruction set. All that programmers need to be aware of are the new instructions and registers provided by the coprocessor.

Figure 7.55 Coprocessor's memory space



Coprocessor Interface

A 68020-series coprocessor employs an entirely conventional 68020 asynchronous bus interface, and absolutely no new signals whatsoever are required. Indeed, the coprocessor looks exactly like a typical 68020-series peripheral with a 4-bit register-select input (A_{01} – A_{04}), a 32-bit data bus, address and data strobe inputs, and $DSACK0^*$ and $DSACK1^*$ data transfer acknowledge strobe outputs. The 68020 CPU and the 68882 FPC may even employ entirely different clock frequencies without any problem.

The 68020-series coprocessors are very versatile and can be interfaced to 8-, 16-, or 32-bit data buses. The coprocessor uses its A_{00} and $SIZE^*$ input pins to configure it for 8-bit, 16-bit, or 32-bit data buses. Figure 7.56 demonstrates the interface between a 68020 and a 68882 FPC using the 32-bit data bus. Although the 68882 has a versatile interface and can be connected to a 32-bit, a 16-bit, or even an 8-bit data bus, it is reasonable to employ a 32-bit connection, as Figure 7.56 illustrates, since the coprocessor is invariably used to improve the operation of a high-performance system.

Figure 7.56
Interfacing
the 68882
coprocessor
to a 32-bit
data bus






Figure 7.57 demonstrates the FPC's connection to both a 68020 and a 68000 using a 16-bit data bus, and Figure 7.58 demonstrates how you would connect the FPC to a 68020 or 68008 by means of an 8-bit bus. These diagrams are included to demonstrate both the versatility of the FPC's interface and the fact that it interfaces to the 68000 in almost exactly the same way that it interfaces to the 68020.

The 68882 FPC has a pin labeled $SENSE^*$ that is simply connected to the silicon die's ground. You can use this pin to detect the presence of a coprocessor in systems that may or may not have one. Suppose you sell two versions of a system. One is a low-cost model without a coprocessor that emulates coprocessor functions in software, and the other is a high-performance system with a coprocessor. You do not want to go to the trouble of designing two systems, so you fit a coprocessor socket with a 10-k Ω resistor between the $SENSE^*$ pin and V_{CC} . During the system's initialization routine you sample the state of the $SENSE^*$ line. If it is high, a coprocessor is absent and software emulation is necessary. If it is low, a coprocessor is present.

Figure 7.57
Interfacing
the 68882
coprocessor
to a 16-bit
data bus



(a) Interface to 68020




(b) Interface to 68000

Coprocessor Instruction Set

All coprocessor instructions have an F-line format that *must* begin with the bit pattern 1, 1, 1. Coprocessor instructions must be at least one word long, and multiword instructions are provided. A generic coprocessor instruction has the format illustrated in Figure 7.59.

When the processor reads a coprocessor instruction, it uses the *Cp-ID field* to determine the particular coprocessor and the *instruction type field* to determine the class of the instruction. If the coprocessor ID field contains all zeros, and the type field is nonzero, the processor treats the instruction as an F-line exception. The field labeled *type-dependent*

Figure 7.58
Interfacing
the 68882
coprocessor
to an 8-bit
data bus




is determined by the nature of the actual instruction, and other words may follow the first if the instruction requires it.

The 3-bit *type* field defines one of eight possible instruction classes:

<i>Type Bits</i>			Mnemonic	Meaning
08	07	06		
0	0	0	cpGen	General instruction
0	0	1	cpDBcc , cpScc , cpTRAPcc	DBcc, set, and TRAP on condition
0	1	0	cpBcc.W	Branch on condition cc
0	1	1	cpBcc.L	Branch on condition cc
1	0	0	cpSAVE	Save context
1	0	1	cpRESTORE	Restore context
1	1	0	Not defined	
1	1	1	Not defined	

Although these mnemonics look strange, they are really *generic* mnemonics and can be applied to any type of coprocessor, irrespective of its actual function. For example, when writing actual instructions, **cp** is replaced by the appropriate mnemonic for the coprocessor, and **GEN** is replaced by the actual general instruction mnemonic. Thus, an

Figure 7.59
Generic
coprocessor
instruction
format



MC68882 FPC would represent the instruction to calculate a tangent as **FTAN** (*F* indicates floating-point coprocessor and *TAN* is the general instruction to calculate a tangent). Similarly, an FPC **cpTRAPcc** instruction might be written as **FTRAPEQ**—trap on zero. Incidentally, the coprocessor condition codes represented by **cc** in the mnemonics are not necessarily the same as the 68020’s conditions. A floating-point coprocessor can trap (or branch, etc.) on 32 conditions, including unordered condition, whereas a memory management unit can trap on 16 conditions, including write-protected.

Coprocessor instructions are used in exactly the same way as real 68020 instructions. For example, the FPC instruction **FBEQ NEXT** would cause a branch to the line labeled **NEXT** if the zero-bit of the condition code register of the FPC (not the 68020) were set. Of course, you can write programs for coprocessors only if your assembler “knows” about coprocessors. Otherwise, you could always write your own macros.

A **cpGEN** instruction (i.e., a general coprocessor operation) may be monadic or dyadic and take one or two arguments, respectively. Typical 68882 **cpGEN** instructions are **FCOSH** (floating-point hyperbolic cosine), **FACOS** (floating-point arc cosine), and **FADD** (floating-point addition).

The **cpSAVE** and **cpRESTORE** instructions transfer an internal coprocessor *state frame* between a coprocessor and external memory. All this means is that you can save a coprocessor’s status by means of a **cpSAVE** instruction and then restore it with a **cpRESTORE**. You would use these instructions in a multitasking or an interrupt-driven environment to save a coprocessor’s status before it is used by another task. For example, **FSAVE –(A7)** would save a floating-point coprocessor’s status on the system stack. Note that the **FSAVE** saves only the *invisible* status of the FPC and not its *visible* status, made up of FP0–FP7 and system control/status registers. You can save registers FP0 to FP7 with a **FMOVEM FP0–FP7, –(A7)** instruction.

As we have already stated, the coprocessor is allocated 32 bytes of CPU memory space, which is, effectively, arranged as eight contiguous longwords. All coprocessors must have a specific arrangement of registers in order to communicate with the 68020 host. Figure 7.60 defines the register structure of a generic coprocessor. It is important to note that these registers are invisible to the programmer and are required to implement the 68020-coprocessor protocol.

Figure 7.60
Coprocessor
interface
register map

	31	16	15	00
00	Response		Control	
04	Save		Restore	
08	Operation word		Command	
0C	Reserved		Condition	
10				
14	Register select		Reserved	
18	Instruction address			
1C	Operand address			

Coprocessor Operation

When a 68020 detects an F-line instruction, it writes the instruction to the coprocessor's memory-mapped command register in CPU space. Remember, once again, that the programmer does not have to provide an address because the coprocessor instruction contains a Cp-ID field that identifies the type of coprocessor, and each type of coprocessor has its own unique region of CPU memory space. Having sent a command to the coprocessor, the processor reads the response from the coprocessor's response register. At this stage the coprocessor may use its response to request further actions such as "fetch an operand from the calculated effective address and store it in my operand register." Once the host processor has complied with the coprocessor's demands, it is free to continue normal computing. That is, processor and coprocessor may overlap their operations.

It is possible to use a coprocessor with a 68000 microprocessor—even though the 68000 does not support a coprocessor interface in its internal firmware. Because the coprocessor interface protocol is based solely on data transfers over the asynchronous bus, it is possible for a humble 68000 to emulate the 68020's coprocessor interface protocol entirely in software. When the 68000 reads a coprocessor F-line instruction, it takes the F-line exception and executes the appropriate coprocessor interface protocol. Motorola's application note AN947 indicates how you would go about writing such a coprocessor interface protocol for a 68000. While you might have to add a coprocessor to an existing 68000-based system to improve its performance, you would almost certainly use a 68020 if you were going to design a new system with a coprocessor.

Introduction to the MC68882 Floating-Point Coprocessor

In principle, the 68882 floating-point coprocessor is a very simple device, although in practice its full details are rather complex, as a glance at its extensive data manual will indicate—the 68882's manual is as large as that of the 68000 itself. Much of this complexity arises from the nature of IEEE floating-point arithmetic rather than from the nature of the FPC.


The 68882 extends the 68020's architecture to include the eight 80-bit floating-point data registers, FP0 to FP7, described in Figure 7.61. It is important to understand that as far as the programmer is concerned, these registers magically appear within the 68020's register space. In addition to the standard byte (.B), word (.W), and longword (.L) operands, the FPC supports four new operand sizes: single-precision real (.S), double-precision real (.D), extended-precision real (.X), and packed decimal string (.P). Figure 7.62 illustrates the structure of these operand formats. All on-chip calculations take place in extended precision format, and all floating-point registers hold extended precision values. The single-real and double-real formats are used to input and output operands.

The three *real* floating-point formats support the corresponding IEEE floating-point numbers (single, double, and extended precision). The packed decimal real format holds a number in the form of a packed BCD three-digit base-10 exponent and a 17-digit base-10 mantissa, as illustrated in Figure 7.62. A complete packed decimal string value is 96 bits (packed in three longwords when stored in external memory) and is used to convert between decimal and binary floating-point values. For example, you can write the instruction,

```
FADD.P  #-4.123456E+17,FP0
```

to add the literal decimal number -4.123456×10^{17} to the contents of floating-point register FP0. Note that the FPC *automatically* converts a packed decimal value to an extended precision value. You can convert from binary to decimal form by executing

Figure 7.61 The 68882 FPC register model



an instruction that has a packed decimal real as a destination operand. For example, the instruction,


```
FMOVE.P  FP6,Result{#6}
```

has the effect of taking the value in FP6, converting it into packed decimal form, and moving it to main store at address “Result”. Note that the {#6} field after the destination operand tells the FPC to store the number with six digits to the right of the decimal point.

The FPC’s **FMOVE** <source>,<destination> instruction not only copies an operand from its source to its destination but also forces a data conversion. If the source is memory, the operand is converted to the internal extended precision format inside the FPC, and if the source is the FPC, the operand is converted into destination format before being stored in memory. The FPC also supports a move multiple register instruction, **FMOVEM**, that permits any set of the eight 80-bit floating-point registers to be moved to or from memory. Each of these floating-point registers is stored as three longwords, and no data conversion takes place when a **FMOVEM** is executed. A new move instruction is **FMOVECR.X** #data,FPn, which can move one of 22 floating-point constants to a floating-point register. These constants include 0, 1, *e*, log₂ *e*, and *π*. Figure 7.63 illustrates some of the FPC’s monadic and dyadic instructions.

In addition to the eight floating-point registers, the 68882 has a 32-bit control register, FPCR, and a 32-bit status register, FPSR. The FPCR is used by the programmer to determine which events cause floating-point exceptions and to specify how rounding is to be carried out (the *rounding* of inexact numbers in floating-point arithmetic is a very important consideration in numerical methods). The 32-bit FPSR provides a floating-point status (like a conventional CCR), the sign and least significant 7 bits of a quotient,

Figure 7.62
Data types
supported by
the 68882 FPC



*Unless a binary-to-decimal conversion overflow occurs

the exception status, and the accrued exception status. Figure 7.64 illustrates the 68882's FPSR.

In order to see what coprocessor code looks like, consider the following fragment of code:

```
*      Calculate a vector times a constant plus a vector
*      FOR i = 1 to N
*          X(i) := Y(i) x C + X(i)
*      ENDFOR
*
*      C = address of constant
*      XVec = address of vector X
*      YVec = address of vector Y
*
MOVE.W    #N-1,D0    D0 contains the loop counter
FMOVE.D   C,FP0      FP0 contains the constant
```

(program continued)

```

        LEA      XVec,A0      A0 points to XVec
        LEA      YVec,A1      A1 points to YVec
*
AGAIN  FMOVE.X   FP0,FP1
        FMUL.D   (A1)+,FP1    Calculate Y(i) x C
        FADD.D   (A0),FP1    Calculate Y(i) x C + X(i)
        FMOVE.D  FP1,(A0)+
        DBRA     DO,AGAIN     Repeat until all components formed

```

Figure 7.63
Some of
the 68882's
monadic
and dyadic
instructions

FCOSH	Hyperbolic cosine
FETOX	e to the x power
FETOXM1	e to the x power -1
FGETEXP	Get exponent
FGETMAN	Get mantissa
FINT	Integer part
FINTRZ	Integer part (truncated)
FLOG10	Log base 10
FLOG2	Log base 2
FLOGN	Log base e
FLOGNP1	Log base e of $(x + 1)$
FNEG	Negate
FSIN	Sine
FSINCOS	Simultaneous sine and cosine
FSINH	Hyperbolic sine
FSQRT	Square root
FTAN	Tangent
FTANH	Hyperbolic tangent
FTENTOX	10 to the x power
FTST	Test
FTWOTOX	2 to the x power

DYADIC OPERATIONS

Dyadic operations have two input operands. The first input operand comes from a floating-point data register, memory, or and MPU data register. The second input operand comes from a floating-point data register. The destination is the same floating-point data register used for the second input. For example, the syntax for add is:

```


FADD.<fmt>    <ea>,FPn    or,
FADD.X        FPM,FPn

```

The MC68882 dyadic operations available are as follows:

FADD	Add
FCMP	Compare
FDIV	Divide
FMOD	Modulo remainder
FMUL	Multiply
FREM	IEEE remainder
FSCALE	Scale exponent
FSGLDIV	Single precision divide
FSGLMUL	Single precision multiply
FSUB	Subtract

Figure 7.64
Structure of
the 68882's
status register



Exceptions and the FPC The 68882 handles exceptions via the 68020 host processor; that is, 68020 and 68882 exceptions are treated in the same way—by the 68020. However, since the FPC can generate new exceptions (e.g., inexact result), the 68000's exception vector table is extended to include new exception vectors as described in Table 7.7.

Table 7.7
The 68020's
exception
vector table

Vector Number(s)	Vector Offset		Assignment
	Hex	Space	
0	000	SP	Reset initial interrupt stack pointer
1	004	SP	Reset initial program counter
2	008	SD	Bus error
3	00C	SD	Address error

Table 7.7
The 68020's
exception
vector table
(Continued)

Vector Number(s)	Vector Offset		Assignment
	Hex	Space	
4	010	SD	Illegal instruction
5	014	SD	Zero divide
6	018	SD	CHK,CHK2 instructions
7	01C	SD	cpTRAPcc,TRAPcc,TRAPV instructions
8	020	SD	Privilege violation
9	024	SD	Trace
10	028	SD	Line 1010 emulator
11	02C	SD	Line 1111 emulator
12	030	SD	(Unassigned, reserved)
13	034	SD	Coprocessor protocol violation
14	038	SD	Format error
15	03C	SD	Uninitialized interrupt
16	040	SD	} Unassigned, reserved
⋮			
23	05C	SD	
24	060	SD	
25	064	SD	Spurious interrupt
26	068	SD	Level 1 interrupt autovector
27	06C	SD	Level 2 interrupt autovector
28	070	SD	Level 3 interrupt autovector
29	074	SD	Level 4 interrupt autovector
30	078	SD	Level 5 interrupt autovector
31	07C	SD	Level 6 interrupt autovector
32	080	SD	} TRAP#0 to TRAP#15 instruction vectors
⋮			
47	08C	SD	
48	0C0	SD	
49	0C4	SD	FPCP branch or set on unordered condition
50	0C8	SD	FPCP inexact result
51	0CC	SD	FPCP divide by zero
52	0D0	SD	FPCP underflow
53	0D4	SD	FPCP operand error
54	0D8	SD	FPCP overflow
55	0DC	SD	FPCP signaling NAN
56	0E0	SD	Unassigned, reserved
57	0E4	SD	PMMU configuration
58	0E8	SD	PMMU illegal operation
59	0EC	SD	} Unassigned, reserved
⋮			
63	0FC	SD	
64	100	SD	
⋮			} User-defined vectors (192)
255	3FC	SD	

SP = supervisor program space, SD = supervisor data space

Now that we have introduced the cache, the memory management unit, and the floating-point coprocessor, we provide a short introduction to the processor that includes all these facilities, the 68040.

7.5

INTRODUCTION TO THE 68040 MICROPROCESSOR


No text on the 68000 family would be complete without at least a mention of the 68040 microprocessor. The 68040 is an extension of the 68000, just as the Boeing 747 is an extension of the Sopwith Camel. Although it is true that the 68040 is indeed an extension of the 68000's user architecture, it is a radical departure from earlier members of the 68000 family—the 68000, 68020, and 68030. In this section we will describe some of the 68040's highlights, although you will have to consult its user's manual if you wish to explore it further. In short, the 68040 is a 68030 plus an internal floating-point processor with a 20-MIP integer performance and a 3.5-MFLOP floating-point performance.

If you maintain that the architecture of a processor represents the programmer's view of its structure, then the 68040 and the 68020 are virtually identical (except for the inclusion of an on-chip floating-point processor that implements a subset of the 68882's operations). As far as the user-programmer is concerned, the 68040 looks like a 68020, with the addition of eight floating-point registers plus three registers used by the floating-point unit. Although the *user* models of the 68020 and the 68040 are virtually the same, the 68040 does implement changes to the *supervisor* model of the 68020. These changes mean that operating systems designed specifically for the 68020 would require modification before running at optimum performance on the 68040. The difference between the 68020's and 68040's supervisor architectures is due to the inclusion of the 68040's instruction and data caches and its two memory management units. Incidentally, the 68040 does not implement a 68020-style coprocessor interface protocol.

The real power of the 68040 (four times that of the 68020) comes from its *internal organization* rather than its *architecture*. The 68040 has been designed to achieve a high throughput by a combination of parallelism and pipelining. Figure 7.65 illustrates the internal organization of the 68040. The two most striking things about Figure 7.65 are the *pipelined* integer unit and the *separate* instruction and data memory units. These features constitute a *Harvard* architecture.

The integer unit, or IU, in Figure 7.65 employs the type of pipelining more commonly associated with RISC (reduced instruction set computer) architectures and can execute many of the instructions in one clock cycle (the average time per instruction is 1.3 clock cycles). Instructions are fed to the IU from the *instruction memory unit* and are executed in stages as they flow through the pipeline.

In a conventional nonpipelined processor, an instruction is decoded, its operand effective address is calculated, the operand is fetched, the result is calculated, and the operand is stored before the next instruction is dealt with. Each of the functional parts of such a processor is idle for much of the time, which means that the silicon real estate is not being used efficiently. A pipelined processor overlaps the execution of instructions, so that while one instruction is being executed, the operand of the next instruction is being fetched, and the instruction after that is being decoded, and so on. Figure 7.66 illustrates the principles behind pipelining.


Figure 7.65 Internal organization of the 68040

An illustration of the 68040's IU pipeline is given in Figure 7.67 and is taken from an article by the 68040's design team (Edenfield et al., "The 68040 Processor," *IEEE Micro* (February 1990)). The figure demonstrates how each instruction in the sequence is executed in stages as it flows through the pipeline. Note that the entries labeled "dead" indicate that the corresponding unit is idle during that clock cycle.

Unfortunately, pipelining is not a perfect way of increasing a microprocessor's performance. As long as the pipeline is busy, with each stage executing part of an instruction, all is well. It is a fact of life that a remarkably large percentage of all instructions (in the region of 20 percent) are program-modification instructions (e.g., **BRA**, **Bcc**, **BSR**, and **RTS**). Whenever such an instruction is encountered, the pipeline has to be *flushed*, since all the instructions prior to the branch have to be thrown away. Consequently, long pipelines are not practical.

The 68040 optimizes branch performance by calculating the target of the branch and fetching an instruction from that address after the instruction immediately following the branch—that is, the 68040 hedges its bets. Under these circumstances, the 68040 has only to decide whether to throw away the *next* instruction (branch taken) or the *target*

Figure 7.66
Principles of
pipelining



instruction (branch not taken). Figure 7.68 is also taken from Edenfield et al. and illustrates how the 68040's pipeline handles branch instructions.

The second radical approach to microprocessor design adopted by the 68040 is to implement two parallel and entirely independent memory units. An *instruction memory*

Figure 7.67 Example of data flow in the 68040's integer pipeline





Figure 7.68
Effect of
branch
instructions
on the
68040's
pipeline



unit is responsible for reading instructions from memory, and a *data memory unit* is responsible for transferring data to and from memory. Each memory unit has its own controller, memory management unit, and cache. Consequently, the 68040 can fetch instructions and data simultaneously.

68040's Instruction and Data Caches

The 68040's two 4-Kbyte caches, one for data and one for instructions, increase its performance by reducing the traffic on the external bus. The chosen cache size, 4 Kbytes, represents a compromise between performance and the cost of silicon real estate. Computer simulation of the performance of programs as a function of cache size indicates that performance (i.e., throughput) is an asymptotic function of size. That is, once the cache size has reached about 2 to 4 Kbytes, increasing its size further does not radically improve system performance (on average).

We have already briefly described the 68040's cache earlier in this chapter, but it is worthwhile emphasizing that its caches are very sophisticated and implement bus snooping to ensure cache coherency. The 68040 can be programmed to monitor the exter-

nal bus whenever another bus master (e.g., a DMA controller) is accessing memory. If the 68040 detects that memory locations that are currently cached have been modified, it can either update its own cache or invalidate the corresponding entries in its cache.

The 68040's two cache memories are located on the *physical* side of the address bus, which means that they cache *physical* data rather than *logical* data—that is, the cache lies between the on-chip MMU and physical memory rather than between the processor and the MMU. Does it really matter where the cache is located? If you place the cache between the processor and the MMU, the addresses used by the cache are all logical addresses, since they have not yet been translated by the MMU. The advantage of a logical data cache is that it is fast, since you can use an address straight from the CPU without having to wait for the MMU to perform a logical-to-physical translation.

Unfortunately, you cannot perform bus snooping if you cache logical addresses. A cache snooper must be able to monitor the physical addresses on the system bus if it is to detect any changes in physical memory. Therefore, the 68040 has adopted physical caching. We will soon see that the 68040 arranges its cache and MMU so that they can operate in parallel.

Cache memories can operate in two modes: write-through or copy-back. When data is written into a write-through cache, it is also written to external memory at the same time. Copying new data to external memory as well as the cache ensures cache coherency, since the data in the cache and memory do not diverge.

The copy-back policy does not update memory whenever data in the cache is modified. Instead, memory is updated only when a line in the cache is replaced and copied back to memory (usually following a write miss). Therefore, a copy-back strategy means that data in main store becomes stale, since it diverges from the copy of the data in the cache. A copy-back strategy is optimum in *single-processor* systems (where cache coherency is not a vital issue), as it offers the best use of the system bus. However, *multiprocessor* systems require a write-through strategy to prevent a new bus master from accessing stale data in memory. Imagine two processors in a multiprocessor system with very large caches and a copy-back policy. After a time they would each be accessing a main store full of stale data. Multiprocessors demand a write-through memory-updating strategy.

The 68040 supports both memory update strategies by permitting the supervisor mode programmer to specify each MMU page as write-through or copy-back.

68040's Memory Management Unit

The 68040's two on-chip memory management units operate like the 68851 PMMU and the 68030's on-chip MMU rather than the 68451 MMU; that is, they implement *paged* rather than *segmented* memory management. Indeed, the 68040's MMUs were designed to be as compatible with the 68030's MMU as possible.

The 68040's MMUs provide a minimum page size of 4 Kbytes (the 68851 supports a minimum page size as small as 256 bytes). Clearly, such a large page size increases the *granularity* of memory, but it does simplify the design of the two MMUs. In any case, as memory prices have dropped, operating systems designers have tended to use larger page sizes. Page sizes of 4 or 8 Kbytes are now the norm. 68040 systems programmers can specify a page size of either 4 or 8bytes (the 68851 PMMU permits page sizes up to 32 Kbytes).

By making the page size as large as (or larger than) the cache memory, it is possible to perform a cache look-up concurrently with a logical-to-physical address translation,

because the lower-order bits of the address bus can be applied to the cache's look-up table at the same time that the higher-order bits are applied to the MMU. If the page size were smaller than the cache, the cache would have to wait for the address translation to take place before it could begin its look-up.


Both MMUs employ a 64-entry cache to hold the most recent 64 logical-to-physical mappings. These entries are organized as a four-way set associative cache (do not confuse the 68040's data and instruction caches with its two MMU address translation caches).

The 68040's MMUs perform address translation and provide supervisor protection and write protection on a page-by-page basis. Each page descriptor has a 2-bit attribute field that is put out on the 68040's UPA1 and UPA0 pins (i.e., user-programmable attribute 1 and 0 pins); that is, the systems programmer can select the state of the UPA1 and UPA0 output pins for each logical page. These user-defined bits can be employed to control external logic.

Each MMU initiates a logical-to-physical address translation by searching its 64 cached descriptors for one that matches the current logical page. If a descriptor is not found in the cache, the MMU automatically performs external bus cycles to search the translation tables in external memory. After the descriptor has been located, it is cached by the MMU.

The address translation tables are arranged in the form of the three-level tree described in Figure 7.69. The root pointer points at the first level of the tree in memory. The 68040 has two 32-bit root pointer registers: the URP (user root pointer), which points at the tables to be used by user tasks, and the SRP (supervisor root pointer), which points at the tables to be used by supervisor tasks.

Figure 7.69
The 68040's
address
translation
mechanism




The MMUs adopts two memory management options: a 7-7-6-12 and a 7-7-5-13 option. We will describe the 7-7-6-12 address table partitioning structure that provides a 4K page. The 7 most significant bits of the logical address access the first-level table pointed at by the root pointer. The selected entry then points to the second-level table, which is accessed by the next 7 most significant bits, A₂₄ to A₁₈. The entry selected in

the second-level table points to the third-level table, which is accessed by the next 6 most significant bits, A_{17} to A_{12} . The entry selected in the third-level table is the appropriate descriptor and is used to perform the logical-to-physical address translation.

The 7-7-6-12 address table partitioning chosen by the 68040 is a compromise between the granularity of the memory, the levels of address translation, and the total size of the address translation tables. It would appear that the 68040 has been optimized to run UNIX on the current generation of high-performance minicomputers. A 7-7-6-12 partitioning requires a total of $2^7 \times 4 + 2^{14} \times 4 + 2^{20} \times 4$ bytes of storage for the translation data. The factor 4 in this equation is there because each entry in the translation tables is a longword of 4 bytes.

Each MMU has two *transparent translation registers* accessible from supervisor space (see Figure 7.70) that define a one-to-one mapping for address space segments from 16 Mbytes to 4 Gbytes. These registers permit a segment of logical address space to be mapped onto the corresponding segment of physical address space.

Figure 7.70 The 68040's programming model



Programming Model of the 68040

Since the 68040 is the next link in the chain made up by the 68000, the 68020, and the 68030, it follows that it includes all the features of each of its predecessors. Its architecture is essentially that of the 68000 with the new addressing modes of the 68020, plus the basic facilities offered by the 68030's memory management unit, plus a subset of the 68882 floating-point coprocessor instructions. Figure 7.70 provides a programming model of the 68040, which is not as complex as you might expect, since the 68040's MMUs are not as complex as the 68851 PMMU.

The 68040 implements an internal pipelined and highly optimized floating-point unit, FPU, which (like the integer memory unit) is also pipelined. The FPU implements the IEEE 754 floating-point standard and is broadly compatible with the 68882 FPC (although it implements only the "most commonly used" subset of the 68882's instructions). The floating-point instructions implemented by the 68040 are

FABS	Absolute value	FNEG	Negate
FADD	Add	FRESTORE	Restore internal state
FBcc	Branch on condition	FSAVE	Save internal state
FCMP	Compare	FScc	Set according to condition
FDBcc	Decrement and branch	FSQRT	Square root
FDIV	Divide	FSUB	Subtract
FMOVE	Register move	FTRAPcc	Trap on condition
FMOVEM	Move multiple registers	FTST	Test
FMUL	Multiply		

Here is an interesting question. What happens if you are a 68882 user and decide to upgrade to the 68040? You cannot add a 68882 *directly* to the 68040, since the 68040 does not include a coprocessor interface protocol. The 68882 coprocessor instructions not implemented by the 68040 are trapped as unimplemented instructions, and it is up to the systems programmer to provide suitable code to execute the missing instructions in software. Interestingly enough, the 68040 is so fast that it can emulate 68882 instructions up to 130 percent faster than the 68882 itself. Motorola can supply a floating-point software emulation package to support all unimplemented 68882 instructions.

The 68040 with its internal floating-point unit is substantially faster than the 68030-68882 pair. Basic operations such as **FADD**, **FSUB**, and **FMUL** are about seven times faster on the 68040, and transcendental functions such as e^x , $\sin(x)$, and $\tan^{-1}(x)$ are about twice as fast (measured in terms of clock cycles).

The only real new user mode instruction implemented by the 68040 is the **MOVE16**, which permits the high-speed transfer of 16-byte data blocks between external devices such as memory or coprocessors. The **MOVE16** instruction moves a cache line from one address to another. The source address may lie inside or outside the cache and the destination is in external memory. This instruction provides the fastest possible way of transferring a burst of 16 bytes. You can even use a **MOVE16** instruction to transfer data between memory and a peripheral and thereby avoid the cost of a separate DMA controller.

68040's Interface


Although the 68040's architecture is essentially the same as that of earlier members of the 68000 family, its interface represents a radical departure. More specifically, the 68000's asynchronous data transfer bus has been abandoned in favor of a synchronous bus, and

it does not include on-chip bus arbitration. However, separate non-multiplexed address and data buses have been retained.

The 68040 does not implement the 68020's dynamic bus sizing mechanism. Two outputs, SIZ0 and SIZ1, are employed in conjunction with address bits A_{00} and A_{01} to indicate the size of the current data bus transfer. These four signals can be used by the systems designer to generate individual byte-select signals for the memory system. Misaligned transfers are permitted and are treated by the 68040 as a series of aligned accesses of differing sizes.

Figure 7.71 describes the interface of the 68040, which is housed in a 179-pin pin-grid array. In order to increase the speed of 68040-based systems, the 68040 has a high address/control-pin drive capability to remove the need for separate address bus buffers. Address and control pins can be programmed to provide a conventional 5-mA

Figure 7.71
The 68040's
interface



drive or a much more substantial 55-mA drive (see Chapter 10 for a discussion of bus drivers).

Address pins A₀₀ to A₃₁ and data pins D₀₀ to D₃₁ provide conventional 68000-series address and data buses. Transfer-type signals TT1 and TT2 indicate the type of the transfer taking place, and the three transfer modifier pins, TM0, TM1, and TM2, provide further information. These five pins perform a function similar to the FC0 to FC2 function code pins of a 68000.

Eight new control signals (TS*, TIP*, TA*, TEA*, TCI*, TBI*, and DLE) control data transfer on the synchronous address and data bus. The TS* (transfer start) bus master output is asserted by the 68040 to indicate that a valid address is on the address bus, and the TA* (transfer acknowledge) input from a bus slave indicates the successful termination of the bus cycle. If the bus slave asserts TEA* (transfer error acknowledge) rather than TA*, then a bus error is signaled. If *both* TA* and TEA* are asserted simultaneously, the 68040 reruns the bus cycle.

The transfer in progress (TIP*) output is asserted by the 68040 for the duration of a bus transfer. The transfer cache inhibit (TCI*) input indicates that the current bus cycle should not be cached. The transfer burst inhibit (TBI*) input indicates that the bus slave cannot receive a burst of data.

Four processor status outputs, PST0 to PST3, indicate to external hardware the internal status of the 68040. Table 7.8 provides an interpretation of these signals.


Table 7.8
Interpreting
the 68040's
PST0–PST3
status outputs

PST3–PST0	Internal Status
0000	User start/continue current instruction
0001	User end current instruction
0010	User branch taken and end current instruction
0011	User branch not taken and end current instruction
0100	User table search
0101	Halted state—double bus fault
0110	Reserved
0111	Reserved
1000	Supervisor start/continue current instruction
1001	Supervisor end current instruction
1010	Supervisor branch taken and end current instruction
1011	Supervisor branch not taken and end current instruction
1100	Supervisor table search
1101	Stopped state—supervisor instruction
1110	RTS executed
1111	Exception stacking

Since the 68040 provides a synchronous bus protocol, data is latched on the rising edge of the external bus clock input (BCLK). However, it is possible to inject a separate clock into the data latch enable (DLE) pin and latch data on the rising edge of this clock. The 68040 has a separate processor clock input (PCLK) that runs at exactly twice the rate of BCLK. Figure 7.72 illustrates the 68040's synchronous access.

Instead of a bidirectional RESET* pin like the 68000, the 68040 has two reset pins. RSTI* is the reset input that is used to reset the 68040, whereas RSTO* is the reset out-

Figure 7.72
The 68040's
synchronous
memory access



Note: Transfer attribute signals = UPA_N, SIZ_N, TT_N, TM_N, TLN_N, R/W*, LOCK*, LOCKE*, and CIOUT*

put used by the 68040 to reset external peripherals when a **RESET** instruction is executed.

Two *unusual* pins supplied by the 68040 are the user programmable attributes UPA0 and UPA1. These are driven by 2 bits in the page descriptor corresponding to the page currently being accessed. You can use these pins in any way you want to provide special attributes (rather like providing your own “function codes”). For example, you might want to use UPA0 and UPA1 to control your own external cache memory. These pins can also be used to enable the 68040’s bus snooping protocols. Two bus snoop control input pins, SC0* and SC1*, determine how the 68040 implements bus snooping.

The 68040’s exception-handling interface offers no surprises for the 68000-systems designer. A seven-level encoded prioritized interrupt request is applied to IPL0* to IPL2*

to request an interrupt. The AVEC* (autovector pin) is asserted by a nonvectored peripheral to indicate an autovectored interrupt. The IPEND* output indicates that an interrupt is pending.

The 68040 implements bus arbitration in a way that is very different from other members of the 68000 family. The 68000 uses its BR*, BG*, and BGACK* pins to perform arbitration and permits an alternate master to take control of the bus at any time, unless a read-modify-write instruction is in progress. An external bus master asserts the 68000's BR* *input* to force the 68000 off the bus. The 68000 responds by asserting its BG* *output* to indicate that it intends to give up the bus and then gives up the bus as long as its BGACK* *input* is asserted by the alternate bus master.

Designers of the 68040 found that some users wanted to be able to interrupt these *indivisible* read-modify-write cycles and have abandoned the 68000's bus arbitration mechanism. You might wonder why someone would like to interrupt an indivisible read-modify-write cycle. There is a good reason. Suppose that in a sophisticated system a processor begins a read-modify-write cycle to a block of on-card memory. Suppose also that another processor on a separate card also decides to access the same memory at approximately the same time. Under these circumstances, it is possible for deadlock to occur, with both processors locked out.

The 68040 has a bus request (BR*) *output*, a bus grant (BG*) *input*, and a bus busy (BB*) *input/output* that is used by the current bus master to indicate that the bus is busy (BB* is essentially the same as BGACK*). You should notice that the sense of these signals is reversed with respect to other members of the 68000 family. This is because the 68040 *does not* perform bus arbitration. It asserts its bus request output to request the bus from other bus masters and waits for BG* to be asserted in response. Once the 68040 has access to the bus, it maintains its BB* (bus busy) asserted until it gives up the bus. When you read about the VMEbus in Chapter 10, you will see that the 68040 looks very much like a typical VMEbus master.

If the bus-granting input, BG*, to the 68040 is removed, even an invisible bus-locked read-modify-write cycle will be interrupted. It is therefore left to the systems designer to construct his or her own external arbiter.

The 68040's LOCK* output is asserted to indicate to the external arbiter that the current bus cycle is an indivisible read-modify-write cycle. The arbiter may give the 68040 access to the bus for the duration of this cycle. However, the arbiter can, if it wishes, force the 68040 off the bus by negating its BG* input.

Unlike many other processors, the 68040 has a group of pins that are devoted entirely to its testing. These five pins (TCK, TMS, TDI, TDO, and TRST*) are of interest only to those with automatic test equipment. These test pins support the *scan test methodology* used in board-level automatic testing.

In this section we have been able only to introduce the highlights of the 68040. Although, from the point of view of the user mode programmer, the 68040 is little more than a souped-up 68000, the 68040 marks a considerable departure from its predecessors.

7.6

THE 68060

Motorola's 68060 microprocessor represents a considerable leap forward over the 68040 (there is no 68050 processor in the 68K range). However, the 68060's enhancements are largely related to its *implementation* rather than its *architecture*. The 68060 has virtually


no new instructions—indeed, it actually has fewer instructions than the '020, '030, and the '040. In order to run object code written for the 68040 and earlier processors on the 68060, you have to *emulate* the missing instructions in software. Although a reduction in the number of instructions might seem like a retrograde step, the 68060 is faster than its predecessors, and, therefore, everyone is happy.

The MC68060 includes an on-chip floating-point unit and a memory management unit that is compatible with the 68040's paged MMU. The MC68LC060 is a derivative of the 68060 that has an MMU but not FPU, and the MC68EC060 is a derivative that lacks both the MMU and FPU.

The 68060's increase in performance has been achieved partially by streamlining the 68K family's architecture by incorporating some of the features of RISC architectures. The 68060 achieves a throughput approximately 1.7 times greater than its predecessor, the 68040, at the same clock rate. These improvements have been obtained by introducing a greater element of *parallelism*—some internal operations are executed concurrently with other operations. Figure 7.73 describes the organization of the 68060.

Internally, the 68060 has a so-called *Harvard architecture*; that is, it has separate instruction and data paths. This feature makes it possible to operate on instruction and data entities concurrently. Figure 7.73 shows that the 68060 has caches in both the instruction

Figure 7.73 Organization of the 68060



and data paths. Consequently, the 68060 can access an instruction and an operand at the same time.

The 68060's *instruction fetch unit*, IFU, is responsible for *prefetching* instructions; that is, the instructions are fetched before they are needed for execution. Prefetching helps keep the processor's execution unit(s) supplied with instructions and thereby helps avoid bottlenecks. The IFU is arranged as a four-stage pipeline—each stage carries out its operations in parallel with the other three stages. An instruction has to pass through all stages of the pipeline before it reaches the execution unit.

The first stage of the IFU is called the *instruction address calculation* stage (IA), and is responsible for the generation of operand addresses. The second stage, *instruction fetch* (IC), is responsible for fetching the instruction from memory. The third stage, *early decode* (IED), partially decodes the instruction. This stage is necessary because members of the 68K family are not RISC processors, and therefore the relationship between the type of instruction and the way in which it is encoded is quite complex. The IED stage extracts information from the instruction in order to control the operation of the pipeline. The final stage in the pipeline is the *instruction buffer*, IB, which holds the instruction and its pipeline control information (obtained from the IED stage) until the integer execution unit is ready to process the instruction.

The Branch Cache

The instruction fetch unit also contains a *branch cache* that helps to speed up the processing of *nonsequential* instructions. This branch cache permits the instruction fetch pipeline to detect *changes* in the flow of instructions and to take action before the change of flow affects the instruction execution controller by making it wait. If the instruction fetch unit encounters a branch instruction, there is no point in fetching instructions *after* the branch and processing them in the pipeline, because the instructions immediately following the branch will not be executed if the branch is taken. The 68060 deals with this situation by anticipating the effect of a branch.

The branch cache is examined after each instruction fetch address is generated in the instruction fetch pipeline. If a hit occurs, it indicates that the corresponding instruction is a branch that is *predicted* as taken (i.e., the branch instruction will result in a jump to its target address). Since the 68060 expects the branch to be taken, it stops fetching instructions following the branch and starts to read them from the *branch target address*. The 68060 attempts to guess the outcome of a branch from its history, and Motorola states that the 68060's branch outcome prediction rate is of the order of 96 percent; that is, when a branch instruction enters the pipeline, the processor fetches either the next instruction in sequence or the instruction at the branch target address with a 96 percent probability of making the correct prediction. A correctly predicted branch outcome executes in zero clock cycles. Motorola's data indicates that the branch target cache improves the 68060's performance by 70 percent.

Note that the branch cache must be cleared by the operating system with a `MOVEC` to `CACR` instruction whenever a context switch is made. It is necessary to flush this cache because all branch addresses are virtual rather than physical. The branch cache is automatically cleared by instructions that clear or invalidate the instruction cache.

The 68060 executes non-floating-point instructions in its *integer unit*. If you examine Figure 7.73, you will find that the integer unit is divided into two sections, one labeled pOEP (*primary* operand execution pipeline) and one labeled sOEP (*secondary* operand execution pipeline). A *superscalar* processor like the 68060 is able to issue more than one instruction at a time (i.e., it has a more than one execution unit). The 68060 is a

multiscalar processor because it has an internal *dispatch algorithm* that translates 68000 family instructions into fixed-length instructions and then attempts to execute them a pair at a time. One member of the pair is sent to the pOEP and the other member to the sOEP. If only one instruction can be found, it is transmitted to the pOEP. Motorola reports that 50 to 60 percent of all instructions can be executed as pairs. The following example demonstrates two instructions that can be issued concurrently because the second instruction does not use an operand generated by the first instruction:

```
SUB.B #1,D7      Decrement counter
CMP.B D0,D2      Compare X and Y
```

The integer execution unit is, itself, pipelined with six stages. The first stage, DS, fully decodes the instruction. The second stage, AG, performs *effective address calculation*—if the instruction requires data in memory, this stage calculates the location of the operand. The third stage, OC, performs an operand fetch and brings the data from memory (whose address was calculated in the AG stage).

The fourth stage, EX, is the *integer execution* stage that executes the instruction. The result of the execution is available during the *data available* stage, DA, and is written back to the on-chip cache or external memory during the final *write-back*, WB, stage.

Floating-point instructions are handled separately by the 68060's floating-point unit. The floating-point unit cannot handle more than one floating-point operation concurrently, but it does operate in parallel with the integer unit. Consequently, integer operations are not held up by floating-point operations within the instruction stream.

The 68060's Cache

The 68000 has no on-chip cache. The 68020 has a tiny 256-byte instruction-only cache. The 68030 has independent 256-byte instruction and data caches. The 68040 has independent 4-Kbyte instruction and data caches. The 68060 has independent 8-Kbyte instruction and data caches. Who says there's no such thing as progress?

Both the 68060's instruction and data caches are organized as four-way set associative caches. Each cache is composed of 128 sets of four 16-byte lines (i.e., the capacity of a cache is $128 \times 4 \times 16 = 8$ Kbytes). Figure 7.74 describes the organization of the 68060's two caches. Note that the cache operates on the 68060's *physical addresses* (i.e., the address after it has passed through the memory management unit). The 16 bytes of each line in the cache are transferred to and from the 68060's external memory by means of a special high-speed memory access called a *burst mode* access.

The low-order 7 bits of the physical address, A_{10} to A_4 , select one of the 128 sets in the cache (each entry is a 16-byte value indexed into by bits A_0 to A_3). The 21 high-order address bits A_{31} to A_{11} are matched against the 21-bit tag from the currently selected line. Because the cache is four-way set associative, the tag matching process takes place simultaneously in each of the four lines.

The 21 tag and address bits are matched in four comparators (one for each line). The outputs of the comparators are connected to an OR circuit whose output is true if any input is true (i.e., there is a hit if any of the four lines responds with a hit).

Each entry in the cache consists of a 21-bit physical address tag, four 32-bit longword entries, LW0 to LW3, and either one or two *status bits*. Lines in both the 68060's data and instruction caches have a V bit (valid bit) that indicates whether the line is valid or not. If the V bit is not set, the line is ignored when the cache is searched. It is necessary to invalidate both data and instruction caches immediately after a processor reset (e.g., on power up or following a system crash) by means of the instruction **CINVA**.

68060 Interface

Electrically, the 68060 looks rather like the 68040. Data transfers between the 68060 and external memory and peripherals take place synchronously. The 68060 also provides three byte select lines, BS0* to BS3*, to indicate which bytes of the currently addressed longword are being accessed. These byte select strobes reduce the penalty incurred by decoding the SIZ1, SIZ0, A₀₁, and A₀₀ signals externally.

A new addition to the 68060's interface are the THERM1 and THERM0 outputs. These pins are connected to an internal thermal resistor that can be used to measure the temperature of the die (i.e., the 68060 silicon). The temperature coefficient of the resistor is 1.2/°C, and its nominal resistance is 400 Ω at 25°C. Does this give the expression “cooking the figures” a new meaning?

The 68060 has a new SNOOP* input that is used by other bus masters to maintain cache coherency. The 68060 reads the state of SNOOP* when TS* (transfer start) is asserted by another processor. If SNOOP* is asserted, the 68060 will snoop that access and invalidate matching cache lines for either read or write bus cycles. However, in order to implement bus snooping, you have to set up the 68060's internal cache to support the write-through (or cache inhibited) mode. This mode allows each processor to keep its own copy of cached data for read cycles and to broadcast data to all the other processors during a write cycle.

The 68060 implements two mutually exclusive bus arbitration protocols (i.e., you can use only one of them in any system). One arbitration protocol is the same as that of the 68040 and uses BR*, BG*, and BB* signals. The 68060's new arbitration protocol has been implemented to support high-speed systems. Both these arbitration modes differ from the 68030 and earlier processors that use BR* as an *input* from an external arbiter. The 68060's BR* input is asserted to take control of the bus whenever that 68060 needs to become a bus master for one or more bus cycles. The 68060's BR* *output* is used by an external arbiter. The 68060 cannot continue until it has received the bus from the external arbiter (via its BG* input).

**Architectural
Differences
between the
68060 and
Earlier Members
of the 68K
Family**

The user mode register set of the 68060 is the same as all other members of the 68K family. The 68K's supervisor mode register set is virtually the same as that of the 68040. However, the 68060 does not provide both a master stack pointer and an interrupt stack pointer—the situation has reverted to the pre-68020 status quo. The 68060 has only a user stack pointer and a supervisor stack pointer. Note that the 68060's status register still supports an M bit, bit 12, that can be used to emulate the 68020's MSP/ISP mechanism.

The 68060 has slightly modified the interrupt processing sequence of its predecessors. When the 68060 takes an interrupt exception, it defers further interrupt sampling until the first instruction of the interrupt handler. This feature allows you to raise the level of the interrupt mask to a higher level than that of the interrupt currently being handled by using `MOVE <data>,SR` as the first instruction in the interrupt handler.

Because some of the 68040's instructions are not supported by the 68060, new exception vectors have been provided to deal with the situation. Vector numbers 60 and 61 (i.e., \$0F0 and \$0F4) now refer to unimplemented effective address and unimplemented integer instructions, respectively. An unimplemented effective address exception takes place if the 68060 attempts to execute an instruction of the form, for example, `FMOVE.M.L #imm,FPx`. These addressing modes have to be synthesized in software by the appropriate exception handler. Vector numbers 11 and 55 (i.e., \$02C and \$0DC) refer to unimplemented floating-point instructions and unimplemented floating-point data

types, respectively. The floating-point instructions not implemented by the 68060 are those that generate complex functions (e.g., **FACOS**, **FASIN**, and **FLOG10**).

The 68060's unimplemented integer trap is taken when an attempt is made to execute certain 68040 instructions that have not been implemented by the 68060. These missing instructions are

```
DIVU.L <ea>, Dr:Dq
DIVS.L <ea>, Dr:Dq
MULU.L <ea>, Dr:Dq
MULU.S <ea>, Dr:Dq
MOVEP Dx, (d16, Ay)
MOVEP (d16, Ay), Dx
CHK2 <ea>, Rn
CMP2 <ea>, Rn
CAS2 Dc1:Dc2, Du1:Du2, (Rn1):(Rn2)
CAS Dc, Du, <ea>
```

Clearly, a decision has been made to remove these instructions because they are not cost-effective (i.e., they take up silicon real estate but are infrequently executed). Emulating these missing instructions in software does not incur an excessive penalty. Still, I rather liked the **CMP2** instruction. . . .

Motorola provides a software package, MC68060SP, that makes the 68060 100 percent compatible with the 68040. This package is available from Motorola free of charge.

The 68060 has only four types of exception stack-frame, the longest of which is eight words. Moreover, an **RTE** can be used to recover from all exceptions (including the bus error, which is called an *access fault* in 68060 terminology).

The 68060 retains the 68040's **MOVE16** instruction that allows high-speed data transfers of 16-byte blocks of memory between external devices (e.g., memory to memory or memory to coprocessor). This instruction can be regarded as a more general version of the **MOVEM** instruction or as a primitive DMA operation. Note that the **MOVE16** instruction executes a special burst read/write cycle, rather like a DRAM's nibble mode.

A new 68060 supervisor mode register is the 32-bit *processor configuration register*, PCR, that has the structure,

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15		8	7	6		2	1	0
0	0	0	0	0	1	0	0	0	0	1	1	0	0	0	0	0	revision number	EDEBUG	reserved	DFP	ESS			

Bits 31 to 16 of the PCR constitute an identification field that defines the 68060, and bits 15 to 8 define the actual revision of the 68060 (remember that the organization of a processor may change many times during its lifetime). Sometimes it is very convenient for the operating system to be able to recognize a particular version and revision of a microprocessor.

The PCR's enable debug features, EDEBUG, can be set to force the 68060 to output debug information on its address and data buses during idle bus cycles. This feature will not be used in most applications.

The disable floating-point unit bit, DFP, can be set to disable the 68060's on-chip FPU. The DFP bit is cleared following a reset. Once DFP has been set, a floating-point instruction causes a line-F emulator trap and must be handled in software.

The enable superscalar dispatch bit, ESS, must be set to enable the 68060 to execute multiple instructions per machine cycle. Following a reset, the ESS bit is cleared, and the 68060 operates at below its maximum rate. You have to set ESS to take advantage of the 68060's superscalar architecture. I wonder how many 68060's are out there with ESS = 0 because the systems programmer missed this little gem in the 68060's user's manual.

Final Comment

The 68000 family demonstrates the growth and retreat of the CISC processor. The 68000 was (in my opinion) the world's first microprocessor with a sophisticated and *clean* 32-bit architecture. The 68020 and 68030 represent the high point in the development of CISC processors. They have immensely powerful instruction sets and addressing modes, and they provide a wealth of operating system support.

The rise of the RISC processor in the 1980s forced semiconductor manufacturers to put a premium on speed above all else. Existing architectures were reorganized to use more internal pipelining. Instructions that were hardly ever used or got in the way of RISC-ization had to go. The cost of emulating missing instructions in software is less than the overall increase in throughput due to the reorganization of the architecture.

Historical trends, computer technology, backward-compatibility, the relative cost of memory, and compiler technology all play a role in the development of computer architectures. Perhaps tomorrow's chips will grow increasingly RISC-like with primitive instruction sets that exploit parallelism to ever increasing degrees. On the other hand, the CISC architecture might make a comeback, and we may see processors that directly execute high-level languages.



SUMMARY

In this chapter we have departed from the more bread-and-butter topics of microprocessor systems design and have looked at topics of interest to the designer of sophisticated microprocessor systems. The chapter begins with error-detecting and error-correcting memories. An error-correcting memory is able to detect and correct one or more errors in stored data.

Powerful microcomputers with large memories often use memory management techniques to map logical addresses onto physical addresses. We have briefly examined both the 68451 MMU and the more modern 68851 PMMU, which carry out the logical-to-physical address translation. These MMUs allow the operating system to associate blocks of memory with particular tasks.

As microprocessors have become faster and faster, the path between memory and the processor has grown into a bit of a bottleneck. In order to reduce the CPU-memory traffic, designers of the 68020, 68030, and 68040 have included on-chip caches. These caches keep a copy of recently used data on the chip and reduce the pressure on the CPU-memory highway. We have described the basic principles of the cache memory and have discussed some of the implications for the systems designer.

Systems designers using the 68020 and the 68030 often need to perform floating-point calculations. Performing floating-point arithmetic using the 68020's existing instruction set is time consuming. The floating-point coprocessor expands the 68020's architecture to include new floating-point registers and instructions. We have looked at how the 68020 uses its existing asynchronous bus interface to communicate with its coprocessor.

This chapter provides an introduction to the 68040, which shares the user architecture of the 68020 but not its supervisor architecture. However, in spite of its compatibility with the 68000, the 68040 is an immensely powerful member of the 68000 family. It includes a floating-point coprocessor on-chip plus two memory management units and two caches. By locating MMUs in both the instruction and data paths, the 68040 can access instructions and data in parallel. We end this chapter with an introduction to the 68060 that takes the 68040 farther along the road to the RISC processor architecture.



PROBLEMS

1. What are the conditions necessary to implement
 - a. Single error detection?
 - b. Single error correction?
 - c. Double error detection with single error correction?
2. Why do 16-bit microprocessors with byte read/write capabilities make life difficult for the designer of error-correcting memory systems? What can the designer do to overcome these difficulties?
3. If the MTBF for a given 1-Mbit DRAM chip is 0.001 percent per thousand hours, what is the probability of failure in a 16-Mbyte memory system over a period of 48 hours?
4. What is the difference between FEC and ARQ (from the point of view of error correction), and why can they both be applied to data transmission systems but only an FEC can be used in a memory system?
5. What is the minimum number of check bits required to detect and correct a single error in a data block of 256 bits?
6. What is a *modified* Hamming code, and what are its advantages over a standard Hamming code?
7. Hamming codes become more efficient (efficiency is the ratio of check bits to total word length) as the number of bits in the source word increases. Consequently, a 16-bit 68000 with an ECC memory should be more efficient than an 8-bit 6800 with an ECC memory. A 68020 with its 32-bit data bus should be even more efficient. Why is this efficiency so hard to realize in practice?
8. Design an error-logging system for an error-detecting and -correcting memory. Whenever an error is detected, a low-priority interrupt is generated by the error detection circuit, and the operating system then makes a note of the location of the word in error and the bit in error. Running statistics of error locations are recorded so that systematic errors can be located and the faulty chip replaced. Design the hardware and software needed to carry out this function.
9. The following 7,3 Hamming-coded words are read from memory. Each code word is constructed according to Table 7.4 and the standard Hamming code. Which codes are in error, and what should the correct data word be?

The words are written in the order, $I_4, I_3, I_2, C_3, I_1, C_2, C_1$.

a. 0000000	b. 1111111
c. 1011111	d. 1010010
e. 1010011	f. 1100110
10. A single-error-correcting, double-error-detecting code is used to protect the 32-bit address bus in a microprocessor system. If the probability that an individual address bit is in error is q , derive an expression for the probability of an *uncorrectable* error on the address bus.

11. Design a modified 12,4 Hamming code that has the format $PI_8I_7I_6I_5C_4I_4I_3I_2C_3I_1C_2C_1$, where P represents an even parity bit over the entire codeword, I_i represents the information bits, and C_j represents the derived Hamming check bits.
12. Why is the Hamming error-correcting code mechanism not supplied as standard in PCs?
13. What are the main objectives of a memory management system?
14. What is the difference between *logical* and *physical* address space?
15. What is *bank switching*, and under what circumstances is it used? Why do you never find it in 68000-based systems?
16. Describe how the 68451 MMU translates logical addresses into physical addresses.
17. The 68451 MMU employs a *segmented* memory mapping scheme. What does this mean? List the advantages and disadvantages of the 68451's approach to memory management (in comparison to the PMMU).
18. A 68451 MMU has four descriptors in use. The contents of these descriptors (LBA, LAM, and PBA) are given below. Using the information presented, draw an address map that illustrates the logical-to-physical address translation process.

LBA.1 = \$0000 LAM.1 = \$FFF0 PBA.1 = \$0000
 LBA.2 = \$0010 LAM.2 = \$FFFF PBA.2 = \$FFFF
 LBA.3 = \$3000 LAM.3 = \$F000 PBA.3 = \$1000
 LBA.4 = \$7000 LAM.4 = \$FFF0 PBA.4 = \$F0F0

19. Design a simple memory management system for a 68000 system without using a 68451 MMU. The logical memory space is to be divided up into 8192 (i.e., 2^8) pages of 1K words by mapping the high-order logical address bits A_{11} – A_{23} into physical address bits PA_{11} – PA_{23} . Address bits A_0 – A_{10} from the 68000 are passed unchanged to become PA_0 – PA_{10} . All segments are of fixed size. The mapping is to be performed by two 8K by 8 bit static RAMs operated as a look-up table. These are connected in parallel so that an 8-bit logical address yields 16 bits from the memory. Thirteen bits form the desired physical address. The other three bits can be used to provide the M bit, E bit, and WP bit. Design the circuitry required to support this arrangement, paying attention to the way in which the mapping RAM is loaded and to the reset function. (Following a reset the operating system must be able to set up the table.) Calculate the overhead in terms of access time if the mapping RAM has an access time of 50 ns, the main memory has an access time of 150 ns, and the 68000 runs at 8 MHz.
20. Why cannot the 68000 be used (in conjunction with the 68451 MMU) to design true virtual memory systems?
21. Why can the 68010, the 68020, etc., be used to design virtual memory systems?
22. How does the 68451 MMU make use of the 68000's function code outputs during an address translation?
23. The 68851 PMMU uses paging. If the smallest page it can handle is 256 bytes, the total address space devoted to page descriptors will be several times that of the 68000's entire address space. How does the PMMU avoid the need for a vast number of page descriptors?
24. What is the difference between a PMMU *page* descriptor and a *table* descriptor? Why are both these descriptors available in long and short forms, and what effect does this have on the address translation process?
25. The PMMU can be programmed to treat the high-order three address bits from the 68020's address bus in a special way. What way and why?

26. How would you program the PMMU's TC register to implement a two-level page system with a page size of 8 Kbytes and a 30-bit logical address? There is no unique answer to this question and you must state your assumptions.
27. Why can some of the PMMU's cache's page descriptors be locked and kept in the ATC permanently? What are the dangers of locking these descriptors, and how does the PMMU try to protect you?
28. In what ways are the 68030's transparent address translation register rather like the 68451 MMU, and in what ways do they differ?
29. Describe the three ways in which a cache memory can be organized.
30. Why is the performance of the direct-mapped cache much worse than that of a fully associative cache under *certain circumstances*?
31. A cache memory may be operated in either a serial or a parallel mode. In the serial access mode, the cache is examined for data, and if a miss occurs the main store is accessed. In the parallel access mode, both the cache and the main store are accessed simultaneously. If a hit occurs, the access to the main store is aborted.
 Assume that the system has a hit-ratio h and that the ratio of cache memory access time to main store access time is k ($k < 1$).
 Derive expressions for the speedup ratio of both a parallel access cache and a serial access cache.
 If a serial mode cache is to be used, and a 10 percent penalty in speedup ratio over the corresponding parallel access cache can be tolerated, what must the value of h be to achieve this? Assume that the main store access time is 150 ns and that the cache access time is 30 ns.
32. Why is it much harder to design a *data* cache than an *instruction* cache?
33. To what extent do the 68020's instruction cache and the 68030's instruction and data caches impinge on (a) the hardware systems designer and (b) the operating systems programmer?
34. If my fairy god-person were to offer to grant me the ability to design systems that lacked one class of faults (e.g., no timing errors, no logic errors, no faulty chip errors, and no bus contention errors), I would without hesitation settle for freedom from errors due to cache systems. Why?
35. What is the maximum theoretical speedup ratio of a direct-mapped cache with the following parameters:

Main memory access time	100 ns
Cache memory access time	20 ns
Hit ratio	0.95

This theoretical speedup ratio cannot normally be achieved in an actual system, as a real processor cannot operate in 100 ns when accessing main memory and 20 ns when accessing the cache. Assume that a real system has the following parameters:


Processor	68000
System clock	16 MHz
Main memory wait states	4
Cache memory wait states	0

What hit ratio must the system achieve for a speedup ratio of 1.4?

- 36.** When a CPU writes to the cache, both the item in the cache and the corresponding item in the memory must be updated. If data is not in the cache, it must be fetched from memory and loaded in the cache. If t_1 is the time taken to reload the cache on a miss, show that the effective average access time of the memory system is given by

$$t_{\text{ave}} = ht_c + (1 - h)t_m + (1 - h)t_1$$

- 37.** How does the 68020 implement a coprocessor interface? That is, how does it manage to use the 68020's existing hardware and software interface to incorporate the architecture of the coprocessor into its own architecture?
- 38.** How does a coprocessor recognize a 68020 access?
- 39.** The 68040's approach to bus arbitration differs from that of the 68000 to the 68030. In what way?
- 40.** In what way is the 68040 a radical departure from the 68020 and the 68030?
- 41.** In what way is the 68060 a radical departure from the 68040?
- 42.** Is a RISC-based 68060 a contradiction?



THE MICROPROCESSOR INTERFACE

Microcomputers must be able to transfer information between themselves and an external system. External systems range from CRT terminals to the valves and temperature or pressure sensors in an oil refinery. We now discuss the microprocessor interface, the direct memory access interface controller (DMAC) that controls data transfers between a memory and a peripheral automatically, and the versatile 8- or 16-bit 68230 *parallel* interface and timer. The term *parallel* indicates that the interface transfers a byte or a word in a single operation. We introduce interfaces that transfer information between computers and peripherals *serially*, one bit at a time, in Chapter 9. The final part of this chapter gives an overview of the IEEE 488 bus that provides a parallel interface between a computer and *multiple* external devices.



INTRODUCTION TO MICROPROCESSOR INTERFACES

A limitation placed on microprocessors and their support chips is the number of connections between the chip and an external system. The 68000 requires 43 of its 64 pins just to communicate with memory. If the 68000 had a dedicated I/O interface, either a larger package would be required, or some of its other features would have to be abandoned.


Fortunately, microprocessors do not require a *dedicated* I/O interface. The existing address, data, and control buses can handle I/O transactions as if they were normal memory accesses. This approach is called *memory-mapped input/output* and requires no overhead in the way of hardware or software (i.e., special I/O instructions).

Modest penalties have to be paid for the use of memory-mapped I/O. All data transfers must be of the same width as a normal memory access. More importantly, some of the processor's address space must be dedicated to I/O space. Replacing program and data space by I/O space was important in the era of 8-bit microprocessors with limited 64-Kbyte address spaces, but it is of little consequence in the age of the 68000 or the 68020. Locating I/O space within memory space also runs the risk of errors due to spurious accesses to peripheral space. Imagine the potential for error caused by accidentally writing to the control register of a memory-mapped disk controller. Another disadvantage of memory-mapped I/O is the lack of special-purpose I/O signals needed to control the operation of an external peripheral (for example, handshaking signals).

The lack of dedicated I/O control lines has been dealt with by locating I/O control functions within I/O ports, rather than in the CPU itself. We shall soon see how a typical parallel I/O port, the 68230 PI/T, implements these control functions.

Figure 8.1 illustrates the essential components of a typical memory-mapped I/O system. The I/O port is the interface between the CPU and the actual peripheral hardware. Really sophisticated ports, like disk controllers, are microcomputers in their own right. The host CPU communicates with such a port by transmitting commands along with I/O data.

Figure 8.1
Essential
components
of a memory-
mapped
I/O port



Peripheral Access Principles

A memory-mapped interface looks exactly like a block of random access memory, as far as the 68000 is concerned. This block of memory normally ranges from 1 to 128 bytes. We are going to look at how the registers of an interface are actually addressed. The memory space taken by an interface consists of three classes of storage: control, status, and data. Control locations are used by the programmer to define the operational characteristics of the interface. Status locations contain information about the current status of the interface and its activity. Data locations are used by the microprocessor to pass user or device-dependent data to the interface or to receive data from the interface.

Memory-Mapped Registers with Unique Addresses

Consider the peripheral of Figure 8.2, which occupies four memory locations. The peripheral is mapped at an address **BASE**. The address of each register is **BASE+OFFSET**, where the offset is 0 for the command register, 2 for the status register, and so on. Each internal register is uniquely addressable and the interface is accessed in a read cycle in the following way:

```
Access_peripheral
    Write setup data to peripheral control register at BASE address
REPEAT
    Read status byte at BASE + 2
UNTIL device NOT busy
    Read data from interface at BASE + 6
End access_peripheral
```

Figure 8.2

Memory-mapped peripheral with four addressable locations

Register	Function	Address
0	Command	BASE
1	Status	BASE+2
2	Data (to peripheral)	BASE+4
3	Data (from peripheral)	BASE+6

Large IC packages are more expensive to produce than small ones and are less attractive because they take up more board area. Therefore, tremendous pressure is placed on the designer to reduce the number of microprocessor-side pins in order to leave more room for peripheral-side (i.e., user-side) pins. After all, the chip is sold for its peripheral side functions—the microprocessor-side interface is just a necessary evil. We now examine some of the ways in which the internal locations of peripheral components are addressed.

Register Addressing by Means of Read-Only and Write-Only Register Pairs

Designers have reduced the number of pins by getting rid of some of the peripheral's register select inputs used to address internal locations. Consider the previous example of a peripheral that has four internal registers. It requires *two* address lines to uniquely select one of these registers, doesn't it?

If we look at the *type* of registers in this interface, we find that two are *read-only* and two *write-only*. The command and data-to-peripheral registers are write-only, and the status and data-from-peripheral registers are read-only. The microprocessor does not need to read a command from the interface, any more than it needs to write to the peripheral's status register. We can, therefore, employ a single address line to distinguish between two pairs of registers (i.e., the command/status pair and the data_in/data_out pair) and then use the R/W* signal to distinguish between the registers of a pair. The memory map of such an interface appears in Figure 8.3.

Figure 8.3
Using R/W* to distinguish between pairs of registers

Register	Function	Type	A ₀₁	Address
0	Command	Write-only	0	BASE
1	Status	Read-only	0	BASE
2	Data (to peripheral)	Write-only	1	BASE + 2
3	Data (from peripheral)	Read-only	1	BASE + 2


The 6850 ACIA asynchronous communications interface adapter described in Chapter 9 was one of the first interfaces to adopt this strategy. A single register select line, RS, distinguishes between the 6850's control/transmit_data registers and its status/receive_data registers.

Register
Addressing
by Means of
Pointer Bits

Another technique used to reduce the number of register select lines involves a *pointer bit* in one of the registers. Two or more read/write registers share a common address. Therefore, R/W* cannot be used to distinguish between them. By defining a bit in another register as a pointer, it is possible to distinguish between two registers at the same address by associating one of them with the pointer bit set to 0, and the other with the pointer bit set to 1. Suppose that bit 0 of register A selects either register B or register C, and registers B and C share the same address. When bit 0 of register A is 0, register B is selected at address X, and when bit 0 of register A is 1, register C is selected at address X. The same technique is found in the 6821 PIA (peripheral interface adapter). Figure 8.4 provides an address map of the PIA and shows how its registers are selected by two register select lines (RS0 and RS1) and two internal pointer bits (CRA2 and CRB2).

Figure 8.4
Memory map
of a 6821 PIA

Address	Register	A ₀₂ RS1	A ₀₁ RS0	CRA2	CRB2
BASE	Peripheral register A PDRA	0	0	1	X
BASE	Data direction register A DDRA	0	0	0	X
BASE + 2	Control register A CRA	0	1	X	X
BASE + 4	Peripheral register B PDRB	1	0	X	1
BASE + 4	Data direction register B DDRB	1	0	X	0
BASE + 6	Control register B CRB	1	1	X	X



The PIA has two independent 8-bit ports, A and B. Port A registers are selected when $RS1 = 0$ and port B registers when $RS1 = 1$. $RS0$ selects either a control register when $RS0 = 1$, or one of a *pair* of registers (peripheral data or data direction) when $RS0 = 0$. A peripheral data register (PDR) or a data direction register (DDR) is selected by setting or clearing, respectively, bit 2 of the appropriate control register. The control register itself is, of course, uniquely addressable.

A PIA is configured by the following sequence of actions:

1. Load the control register with the appropriate parameters for the specified application, and set bit 2 of the control register, CR2, to 0 to select the data direction register, DDR.
2. Load the data direction register, DDR, to define individual bits of the parallel port as inputs or outputs.
3. Set bit 2 of the control register to select the peripheral data register.
4. Access the peripheral data register.

Steps 1, 2, and 3 are performed during the PIA's initialization phase. Once the PIA has been set up, the peripheral data register is always selected rather than the DDR at the same address. In general, the DDR is not modified once it has been set up. We perform a read access to the A-side of a PIA in the following way. Note that registers are suffixed by *A* to denote *A-side*.

`PIA_access`

```

Access control register A, CRA, at BASE + 2
Set bit 2 of CRA to zero to select the side-A DDR
Load the DDR with zero to define side-A as an input
Set bit 2 of CRA to one to select the side-A data register
REPEAT
    Read from the PIA data port at BASE
    Move the data to its destination
UNTIL <end of application>
End PIA_access
```

Register Addressing by Means of Pointer Registers

Some interfaces have such a large number of internal registers that it is impractical to provide sufficient register select lines to address each register uniquely. A peripheral can employ two CPU-side addressable registers to control access: a pointer register and a single data register. The programmer accesses internal data registers by loading the pointer register with the offset of the required data register and then accessing the data register of the interface. This technique requires only one register select pin but suffers a penalty in the form of a reduced access rate. Internal pointer-based addressing is cost-effective for control registers in peripherals such as cathode ray tube controllers, that are infrequently accessed once they have been initialized.

A variation on the pointer-based addressing mode involves the use of an automatically incrementing internal pointer. After the interface has been reset, the internal pointer is loaded with 0. Each successive access to the interface increments the pointer and therefore selects the next register in sequence. Peripherals with autoincrementing pointers are useful mainly when the registers will always be accessed in sequence.


Peripherals with Off-Chip Registers

The final example of interface register addressing is found in some of the powerful interfaces, such as hard disk controllers and Ethernet controllers. These interfaces employ the microprocessor's own read/write memory as their registers. The interface uses direct-memory access techniques (to be described later) to take control of the processor's bus to access the registers in memory. That is, the interface must use the 68000's bus arbitration control lines in order to get access to the address and data bus before it can access its own registers. These interfaces can operate at very high speeds and maintain large data buffers. For example, a disk controller can read an entire sector into a memory buffer without any direct action by the microprocessor.

Electrical Interface

Within the microcomputer, all well-behaved digital signals fall either below V_{OL} or above V_{OH} . However, when signals venture out of the CPU, they may be forced to abandon TTL levels, and have to conform with the signal levels in the peripheral equipment. Real-world signals have ranges from kilovolt to microvolt levels. Figure 8.5 illustrates the electrical interface between the interface port connected to the CPU and the external system proper.

Figure 8.5
Microprocessor
interfaces




One of the simplest input circuits is the switch of Figure 8.6(a). A switch connects a signal line to V_{cc} (through a pull-up resistor) or to ground. The switch may be a conventional device, a reed relay, a pressure switch, or a limit sensor. Mechanical switches suffer from *bounce*—the contacts do not make a clean connection, but bounce for a few milliseconds. To avoid spurious signals from a switch, a simple debounce circuit can be constructed from two cross-coupled NAND gates.


Sometimes the input is already in a binary form, but is not TTL-compatible. In Chapter 9, for example, we describe the two-level signals found on serial interfaces, that are, typically, -12 V or $+12\text{ V}$. In such circumstances, a level translator (Figure 8.6(b)) is needed to convert the input signal to a TTL-level signal.

Often the signals in the equipment to be connected to the computer are in analog form and have an infinite number of values within a specified range; for example, a pressure transducer might produce an output of from 2 V to 5 V , as the air pressure varies from 0 to 16 lb/in^2 . In this case an *analog to digital converter* (ADC) is needed to transform the analog signal into an m -bit digital representation (Figure 8.6(c)).


Figure 8.6
Examples of
electrical
interfaces—the
input circuit



(a) Electrical interface to switch (debounced by RS flip-flop)



(b) Electrical interface between two-level non-TTL-compatible signal input and CPU input port




(c) Electrical interface between an infinitely variable input and a quantized 2^m -level output represented as an m -bit value (normally at TTL levels)


Consider now the output from a port. A TTL-level signal may control a relay as shown in Figure 8.7(a). A relay is a mechanical switch operated by passing a current through a coil to attract an iron strip. The relay permits low-level signals in a digital system to switch high power loads in external systems. Although a TTL-level signal can operate some relays directly, it is more usual to buffer the TTL output from a port as shown. When the output is at an electrically low level, the transistor is in the off state, and the relay is not energized. When the output is in an electrically high state, the transistor is turned on, the relay energized, and the switch closed. The switch may control an external system.

If the external circuit requires a two-level non-TTL signal, a level translator can be used as in Figure 8.7(b). Similarly, analog signals can be created by a digital-to-analog converter (Figure 8.7(c)). The treatment of input/output circuits is beyond the scope of


Figure 8.7
Examples of
electrical
interfaces—
the output
circuit



(a) The TTL input energizes a relay and closes a switch.



(b) A two-level TTL input is converted into a two-level non-TTL-compatible output.



(c) An m -bit TTL-compatible input is converted to a 2^m -level analog signal.

this text and is generally found in texts on *instrumentation and control*. Here, we are more interested in the digital interface between the 68000 and the external system.


The 68000 Synchronous Interface

In Chapter 4 we introduced the 68000's *asynchronous* bus, by which the CPU communicates with memory and memory-mapped peripherals. All we need is a peripheral that *looks like* a memory component, as far as the 68000 is concerned.

In the dark ages before the dawn of the 68000, we had the 6800 8-bit microprocessor and its 6800-series peripherals, such as the 6850 ACIA, the 6821 PIA, and the IEEE 488 bus interface. All these peripherals interface easily to a 6800 bus through its *synchronous* interface. Unfortunately, they cannot easily be interfaced to the 68000's asynchronous bus directly. To permit designers to use the low-cost, tried and tested 6800-series peripherals, the 68000 has been provided with three synchronous bus control signals—VPA*, VMA*, and E.

In order to understand why 6800-series peripherals cannot be used with the asynchronous bus, we must look at the timing diagram of one of these devices. Figure 8.8 gives the read and write cycle timing diagrams of the 6850 ACIA. The timing parameters of its address inputs (i.e., RS = register select), its chip-select, and its R/W* input are all specified with respect to an enable clock input.

Figure 8.8
Timing
diagram of a
6800-series
I/O port



Mnemonic	Name	Value (ns)
t_{cyc}	Clock cycle time	1000 typical
t_{AS}	Address setup-time	160 minimum
t_{AH}	Address hold-time	10 minimum
t_{DDR}	Data delay-time (access time)	320 maximum
t_H	Data hold-time (read)	10 maximum
t_{DSW}	Data setup-time (write)	195 minimum
t_H	Data hold-time (write)	10 minimum

Microcomputers based on the 6800, 6809, or 6502 CPU all have some form of clock output that is synchronized with their memory accesses and that provides the enable input to 6850 and similar peripherals. If these peripherals are interfaced to the 68000, we have to provide an enable (or E) clock with the appropriate relationship between the 68000's address and data strobes. Although a suitable interface between the 68000 and a 6800-series peripheral is not difficult to design, it is messy. A handful of TTL devices would


be required to satisfy the timing requirements of a 6800-series peripheral. Fortunately, the problem has been solved by putting the necessary synchronization circuitry on-chip.

The 68000 produces an E (enable) clock output, suitable for use with 6800-series peripherals. The E clock has a frequency of one tenth of the system clock and a low-to-high mark-space ratio of 6:4; that is, it is low for six CLK cycles and high for four CLK cycles. Equally importantly, the E clock is free-running and bears no fixed relationship with any internal activity within the 68000.

Figure 8.9 describes an interface between a 6800-series peripheral and a 68000. The peripheral has an 8-bit data bus and is interfaced either to $D_{00}-D_{07}$ or to $D_{08}-D_{15}$. The address decoder detects an access to the peripheral's memory space and $SELECT^*$ goes active-low, following the assertion of AS^* and LDS^*/UDS^* . The CS^* input of a *conventional* peripheral would, of course, be connected directly to $SELECT^*$. However, in this case, $SELECT^*$ is connected to the 68000's valid peripheral address (VPA^*) input via an open-collector buffer. Therefore, when the peripheral is selected, VPA^* is asserted and the 68000 informed that the current bus cycle is to be a *synchronous* cycle. The peripheral access is not terminated by the assertion of $DTACK^*$, and $DTACK^*$ must remain negated throughout the cycle.


On detecting the assertion of VPA^* , the 68000 monitors its E clock and then asserts its valid memory address (VMA^*) output at the appropriate point in the E cycle. VMA^*

Figure 8.9
Interface
between a
68000 CPU
and a 6800-
series port



is combined with the output of the address decoder to provide the necessary CS* input to the peripheral. Note that CS* should *not* be strobed with AS* or with UDS*/LDS*, as these signals are negated *before* the end of a synchronous access. Because the cycle is synchronous, it is terminated automatically on the falling edge of the E clock. Figure 8.10 gives the protocol flow diagram of a synchronous bus cycle. This protocol flow diagram is equally valid for read and write cycles.


Figure 8.10
Protocol flow
diagram for
the 68000
synchronous
cycle




Now let's examine the timing diagram of a synchronous bus cycle. Figure 8.11 gives two timing diagrams—one relates to the best case and one to the worst case. In any synchronous cycle, the external decoder asserts VPA^* within typically 100 ns of the assertion of AS^* , which is recognized by the 68000 on the falling edge of $S4$ (just like $DTACK^*$). No wait states are introduced if VPA^* meets its setup time, t_{ASI} , before the falling edge of $S4$.

In the optimum case (see Figure 8.11(a)) VPA^* is recognized as being asserted three clock cycles before the rising edge of E . VMA^* is synchronized with E and is asserted

Figure 8.11
Timing
diagram of a
synchronous
access cycle



(a) Best-case synchronous access timing



(b) Worst-case synchronous access timing

after the introduction of one wait cycle following S4. A clock state after the next falling edge of E, VMA* is negated to end the bus cycle. Note that even in the best case, 6 wait cycles are introduced and the minimum cycle time is 20 states or 10 clock cycles.

In the worst case (see Figure 8.11(b)), VPA* is asserted less than three clock cycles before the rising edge of E, and an entire E cycle elapses before internal synchronization is achieved. Figure 8.11(b) demonstrates that a worst-case synchronous cycle requires 38 clock states.

The 68000's synchronous bus has an excessively long bus cycle. A 68000 with an 8-MHz clock has a worst-case synchronous bus cycle of $38 \times 62.5 \text{ ns} = 2.375 \mu\text{s}$. Some 6800-series peripherals like the 68B54 advanced data link controller have an enable clock frequency of 2 MHz and cannot be interfaced to the 68000's synchronous bus and still operate at their highest rates. One solution is to abandon 6800-series peripherals and use the newer 68000-series peripherals, which interface to the CPU's asynchronous bus.

An alternative solution is to interface 6800-series peripherals to the 68000's *asynchronous bus* as outlined in Motorola's Application Note AN-808. The circuit diagram of this interface is given in Figure 8.12. Two JK flip-flops, IC1a and 1b, are held in their clear state whenever LDS* from the CPU is negated. If the CPU executes a memory access to the peripheral's address space, the active-high CS from the address decoder enables AND gate IC7. When LDS* is asserted in the same cycle, the J₁ input to IC1a goes high along with its CLR* input.

Both flip-flops are clocked by E, which is generated by a user-supplied circuit and is not obtained from the 68000. This circuit provides an E clock at a higher frequency than the 68000's E clock at CLK/10. When E makes a negative transition, the Q₁ output of IC1a is asserted. Q₁ is NANDed with CS in IC8 to generate an active-low chip-select for the peripheral. On the following pages, Figure 8.13 gives the timing diagram for Figure 8.12.


The next falling edge of E clocks Q₁ into flip-flop 1b, forcing Q₂ high and Q₂* low. Q₂* is returned to the 68000 as DTACK*, and therefore terminates the current bus cycle by negating AS* and LDS*, thereby, in turn, clearing flip-flops 1a and 1b to complete the access. This circuit reduces the bus cycle times by an average of 32 percent over the 68000's synchronous cycle and permits the E clock to operate at the maximum rate supported by the peripheral. Octal latches IC2 and IC3 synchronize the data bus with the peripheral access and provide the appropriate data setup and hold times.

The 68020 and 68030 lack a synchronous bus interface—it is assumed that they will be used in systems with modern peripherals designed specifically for 16/32-bit microprocessors. Of course, you can interface a 6800-series device to the 68020 using the circuit of Figure 8.12. Although the 68020 does not implement the 68000's E, VMA*, and VPA* pins, it does have an AVEC* (autovector) input that plays the same role as VPA* in autovectored interrupts.

8.2

DIRECT MEMORY ACCESS

Both programmed I/O and interrupt-driven I/O require the CPU to take an *active* part in the input/output process. When a peripheral transfers data to a port, the CPU must read it and then store it in memory (if it is required later). Similarly, when a peripheral is ready for data, the CPU must read data from memory and transfer it to the output port. These actions both reduce the data transfer rate between the microcomputer and the peripheral and occupy the CPU with housekeeping duties.

Figure 8.12 Interface between a 6800-series peripheral and the 68000's asynchronous bus

Direct memory access (DMA) bypasses the CPU-peripheral bottleneck and permits the transfer of data between a peripheral and the microcomputer's random access memory without the active intervention of the CPU. This process allows exceedingly high data transfer rates—often of the order of 10 to 50 Mbytes/s.



Figure 8.13 Timing diagram for the interface of Figure 8.12

Figure 8.14 gives an idea of the hardware needed to support DMA. At the heart of the system is a direct memory access controller (DMAC), which can be obtained as a single LSI chip. In a sense, the DMAC is a coprocessor that shares similar privileges with the CPU—that is, it is able to take control of the system bus.

Most DMACs are connected to the processor's address, data, and control buses exactly like any other peripheral. The CPU can read from and write to the DMAC's internal registers. A minimum DMAC register set includes an *address register* that points to the source/destination of data to be transferred from/to memory, a *count register* that contains the number of bytes to transfer, and *status* and *control* registers.

The CPU sets up a DMA operation by writing the appropriate parameters into the DMAC's registers. The DMAC then requests access to the system bus. When granted access by the CPU, the DMAC opens *bus_switch_1* and closes *bus_switch_2* and *bus_switch_3* (Figure 8.14). The DMAC puts out an address on the address bus and generates all the control signals necessary to move data between the peripheral and memory. Two control signals, *busy* and *done*, synchronize data transfers between the DMAC and an external peripheral. When all the data has been transferred, the DMAC may interrupt the CPU, if it is so programmed.

The operating details of any DMAC vary from device to device and are closely related to the CPU with which it works. It must be able both to emulate CPU bus cycles and to request the bus from the CPU. Some DMACs interleave DMA operations with normal CPU memory accesses, whereas others operate in a *burst mode*, carrying out a number of DMA cycles at a time (i.e., without intervening CPU cycles).


Figure 8.14 Hardware needed to support DMA mode I/O

The SCB68430 DMAC

The 68450 is the *standard* DMAC intended for application in 68000-based systems. As this is a rather complex device, we illustrate the DMA interface with the simpler Signetics 68430 DMAC, which provides a compatible subset of the 68450's functions. Figure 8.15 gives a block diagram of the 68430 and its interface pins. Here, we provide only an outline of the operation of a DMAC and indicate the principles involved in designing a DMA interface.

The left-hand side of Figure 8.15 shows the interface to the 68000 system bus. Note that several control lines such as AS* and R/W* are *bidirectional*. These lines act as *inputs* when the 68000 is accessing the DMAC and as *outputs* when the DMAC is accessing memory through the bus. Because the DMAC has a limited number of pins (48), its address and data buses are *multiplexed*. Figure 8.16 illustrates the additional hardware needed to interface the DMAC to a 68000 bus. OWN* is an active-low open-collector output from the DMAC that is asserted whenever the DMAC is a bus master. DBEN* (data bus enable) is also an active-low open-collector output that is asserted by the DMAC whenever it is being accessed by the CPU—that is, whenever CS* is asserted or when IACK* is asserted and the DMAC has an interrupt pending.

The 68430 communicates with a peripheral by means of five control lines. These lines allow the peripheral to request data transfers and the DMA controller to manage the data transfer between the peripheral and the memory. Some of the more sophisticated peripheral chips have pins that can directly be connected to a DMA controller. However, the systems designer often has to provide an interface between the *peripheral-side* pins of

Figure 8.15 Structure of the 68430 DMAC


the DMAC and the interface pins of the peripheral. The five pins of the 68430 dedicated to peripheral control are as follows:

REQ* (request) This input to the DMAC from the peripheral requests service and causes the DMAC to request control of the bus from the current bus master (i.e., the 68000 CPU).

ACK* (request acknowledge) ACK* is asserted by the DMAC to indicate that it has control of the bus and the cycle is now beginning. It is asserted at the beginning of every bus cycle after AS* has been asserted and negated at the end of every bus cycle.

RDY* (device ready) RDY* is asserted by the requesting device (i.e., peripheral) to indicate to the DMAC that valid data has either been stored or put on the bus. If negated, it indicates that data has not been stored or presented, causing the DMAC to enter wait states.

Figure 8.16
Interfacing the
68430 DMAC to
a 68000 system



Note: Because the 68430 uses a multiplexed address and data bus, bus drivers and transceivers are used to interface the DMAC to the 68000's nonmultiplexed address and data buses. The DMAC generates two signals to control these buffers: DBEN* and OWN*. The data bus between the peripheral and the system is not shown here.

DTC* (device transfer complete) DTC* is asserted by the DMAC to indicate to the peripheral that the requested data transfer is complete. On a write to memory, DTC* indicates that the data from the peripheral has been successfully stored. On a read from memory, it indicates to the peripheral that the data from memory is present on the data bus and should be latched. Note that DTC* is asserted after *each* data bus transfer. DONE* (see following) is asserted at the *end* of a batch of data transfers.

DONE* (done) DONE* is a dual-function, active-low input or output pin. As an open-collector output, DONE* is asserted by the DMAC concurrently with the ACK* output to indicate that the transfer count is exhausted and that the DMAC's operation is complete. As an input, if DONE* is asserted by the peripheral before the transfer count reaches 0, it forces the DMAC to abort the operation and (if enabled) generate an interrupt request.

DMAC Operation A DMA transfer takes place in several stages. The CPU first sets up the DMAC's registers (see the next section) to define the quantity of data to be moved,

the type of DMA operation, and the direction of data transfer (to or from memory). During this phase, the DMAC behaves exactly like any other memory-mapped peripheral.

The DMAC is activated by a request for service from its associated peripheral. When the peripheral asserts REQ*, the DMAC requests control of the bus by asserting its BR* output, waiting for a BG* response from the bus master, and then asserting BGACK*.

Once the DMAC has control of the bus, it generates all the timing signals needed to transfer data between the peripheral and memory. DMA transfers take place in either a burst mode or in a *cycle stealing* mode. In the burst mode, several operands are transferred in consecutive bus cycles. In the cycle stealing mode, the system bus may be relinquished between successive data transfers, allowing DMA and normal processing to be interleaved.

DMAC's Registers The 68430 has seven register select inputs, A₀₁–A₀₇, permitting up to 128 internal registers to be uniquely specified. However, only 12 registers are implemented, because the 68430 is a single-channel DMAC and supports only one peripheral at a time. The more complex 68450 DMAC supports up to four independent DMA channels. Table 8.1 gives the names and address offsets of the 68430's internal registers. These registers do not have sequential addresses because this device is software compatible with the 68450 and its register set is, therefore, a subset of the 68450's.

Table 8.1
Registers of the
68430

Address (A ₀₇ –A ₀₁)	Offset (Hex)	Mnemonic	Name
0000000 (0)	00	CSR	Channel status register
0000000 (1)	01	CER	Channel error register
0000010 (0)	04	DCR	Device control register
0000010 (1)	05	OCR	Operation control register
0000011 (1)	07	CCR	Channel control register
0000101 (0)	0A	MTCH	Memory transfer counter high
0000101 (1)	0B	MTCL	Memory transfer counter low
0000110 (1)	0D	MACH	Memory address counter high
0000111 (0)	0E	MACM	Memory address counter middle
0000111 (1)	0F	MACL	Memory address counter low
0010010 (1)	25	IVR	Interrupt vector register

Note: The number in parentheses in the address column represents A₀₀. If A₀₀ = 0, UDS* is asserted. If A₀₀ = 1, LDS* is asserted. The 68430 data sheet treats registers as either the upper or lower half of a 16-bit word; for example, CSR and CER together form a word, with CSR having bits 8–15 and CER bits 0–7.

A DMA operation is set up by loading the 24-bit memory address counter (MAC) with the location of the source/destination of the first operand. Once initialized, the MAC automatically increments after each data transfer. The increment is 1, 2, or 4, depending on whether the DMAC is programmed to transfer bytes, words, or longwords, respectively. The 16-bit memory transfer counter (MTC) is initialized by loading it with

the number of transfers to be made during the current operation. The MTC is decremented after each transfer.

The interrupt vector register (IVR) is loaded with the vector to be placed on the data bus during an IACK cycle initiated by the CPU. Only the 7 most significant bits of the IVR are gated onto the data bus during on IACK cycle. The least significant bit of the vector is set to 0 by the DMAC if a normal termination occurred or to a 1 if the operation was terminated by an error condition. Resetting the DMAC presets the IVR to \$0F, which corresponds to the uninitialized vector exception.

The operating mode of the 68430 is determined by the device control register (DCR), the operation control register (OCR), and the channel control register (CCR). Bit 15 of the DCR determines whether the DMAC operates in a burst mode (DCR15 = 0) or in a cycle steal mode (DCR15 = 1). The burst mode allows a peripheral to request the transfer of multiple operands using consecutive bus cycles. In the cycle steal mode, the peripheral requests a single operand transfer at a time. Each request for service by the peripheral results in a request for bus arbitration by the DMAC.

The operation control register uses 3 bits, OCR7, OCR5, and OCR4, to determine the direction and size of the data transfer. If OCR7 is a logical 0, data is transferred from memory to the peripheral. If OCR7 is a logical 1, data is transferred from the peripheral to memory. OCR5 and OCR4 determine the size of each operand, as illustrated in Table 8.2.

Three bits of the channel control register, CCR7, CCR4, and CCR3, are used by the DMAC. When CCR7 makes a 0 to 1 transition (under software control), the DMA operation is initiated. This should, of course, be done only when all the other registers have

Table 8.2
Bits OCR4 and
OCR5 of the
operation
control register

OCR5	OCR4	Operand Size
0	0	Byte transfer. If the LSB of the MAC is 0, UDS* is asserted during the transfer. If the LSB of the MAC is 1, LDS* is asserted. The MAC is incremented by 1 before each transfer. The transfer count is decremented by 1 before each byte is transferred.
0	1	Word transfer. The transfer counter decrements by 1 before each word is transferred, and the MAC increments by 2 after each transfer.
1	0	Longword transfer. The 32-bit operand is transferred as two 16-bit words. The transfer counter is decremented by 1 before the entire longword is transferred, and the MAC is incremented by 2 after each transfer.
1	1	Double-word transfer. The operand size is 32 bits and is transferred as a <i>single</i> 32-bit word. The MAC is incremented by 4 after each operand transfer, and the transfer counter is decremented by 1 before it. This mode is included for compatibility with the VME bus.

previously been initialized. Bit CCR4 is a software abort and may be set to terminate the current data transfer and to place the DMAC in its idle state. Setting CCR4 causes the *channel operation complete* and *error* bits in the CSR to be set, the *channel active* bit in the CSR to be reset, and the *pending* bit (CCR7) to be reset. Bit CCR3 is an interrupt enable bit. When clear, CCR3 disables DMAC interrupts. When set, it enables an interrupt request on the completion of a data transfer.

The channel status register (CSR), together with the channel error register (CER), indicates the status of the DMAC to the host CPU. The status and error bits are defined as follows:

CSR15 (channel operation complete) CSR15 is set following the termination of an operation, whether that operation was successful or not. This bit must be cleared to start another operation.

CSR13 (normal device termination) CSR13 is set when the peripheral terminates the DMAC operation by asserting the DONE* line while the peripheral was being acknowledged. This bit must be cleared to start another operation.

CSR12 (error) When set, CSR12 indicates the termination of a DMA operation by an error. The cause of the error can be determined by reading the channel error register. CSR12 must be cleared to start another channel operation. When cleared, the channel error register is also cleared.

CSR11 (channel active) CSR11 is set by the DMAC after the channel has been started and remains set until the channel operation terminates. It is automatically cleared by the DMAC.


CSR8 (ready input state) CSR8 reflects the state of the RDY* input at the time the CSR is read. CSR8 = 0 if RDY* = 0, and CSR8 = 1 if RDY* = 1.

CER4 to CER0 (error code) These 5 bits of the channel error register indicate the source of an error when CER12 is set. Only three values are defined by the 68430:

00000	No error.
01001	Bus error. A bus error occurred during the last bus cycle generated by the DMAC.
10001	Software abort. The channel operation was terminated by a software abort.

Using the 68430 DMAC is relatively straightforward. All that is required is a peripheral conforming to the DMAC's data transfer control signals. The 68430 DMAC is programmed according to its control registers as described above, and once CCR7 has been set, it executes the DMA operation as programmed, and sets CSR15 when the operation is complete. Figure 8.17 provides the protocol flow chart for a memory to peripheral operation. Further details of the SCB68430 are found in its data sheet.

Figure 8.17
Protocol
flowchart for a
DMAC memory-
to-peripheral
data transfer



8.3


THE 68230 PARALLEL INTERFACE/TIMER

We are now going to look at how a sophisticated parallel interface can be implemented by the 68230 *parallel interface/timer* (PI/T). The 68030 is a general-purpose peripheral, whose primary function is an 8- or a 16-bit parallel interface between a computer and an external system, and whose secondary function is a programmable timer. The novice may be forgiven for wondering why a special parallel interface is necessary—we

can perform parallel I/O with little more than an octal D-latch. In principle, the PI/T is indeed little more than a set of latches that hold data. In practice, the PI/T has many powerful user-programmable facilities in addition to its basic function.

Let's first look at a simple parallel output port based on the 74LS373 octal D-latch (see Figure 8.18). A few gates detect a write access to the latch, clock the latch, and return DTACK* to the 68000. The poverty of this design lies in the absence of any *two-way communication* between the CPU and the peripheral to which the port is connected. This interface provides only *open-loop* operation, in which the CPU transfers data to the latch by means of a write operation but lacks any feedback from the peripheral. For example, the peripheral cannot tell the CPU either that it has received the data or that it is ready for new data. These functions could be included in the arrangement of Figure 8.18 but would require several chips. The 68230 PI/T provides all these functions in one 48-pin package. Before we look at the 68230 itself, we need to discuss some important concepts related to input/output techniques.

Figure 8.18
Basic output
port using
octal latches




I/O Fundamentals The 68230 PI/T provides two elements fundamental to all but the most primitive input/output ports—*handshaking* and *buffering*. Handshaking permits data transfers to be *interlocked* with an external activity (e.g., a disk drive), so that data is moved at a rate in keeping with the peripheral's capacity. *Interlocked* means that the next action cannot go ahead until the current action has been completed. Buffering permits an overlap in the

transfer of data between the CPU and the PI/T, and between the PI/T and its associated peripheral; for example, the PI/T may be obtaining the next byte of data from a disk controller, while the CPU is reading the last byte from the PI/T. Buffering requires temporary internal storage. We describe the PI/T's handshaking and buffering mechanisms before we look how it is programmed.

Input Handshaking Figure 8.19 illustrates the sequence of events taking place when the PI/T operates in its interlocked handshake input mode, and is similar to the asynchronous memory access discussed in Chapter 4. For the time being, assume that the PI/T has two *data transfer control* lines in addition to the parallel port: an edge-sensitive input H1 and an output H2. The PI/T also has internal *status flags* that the CPU can read to determine the condition of the handshake inputs; for example, status bit H1S is set by an active transition on control input H1. The 68230 PI/T can operate in several modes, which are described shortly.

At state (a) in Figure 8.19, control output H2 from the PI/T is in its asserted state, indicating to the peripheral that the PI/T is ready to receive data. The *sense* of H1 and H2 (i.e., active-high or active-low) is programmable by the user. At state (b), the

Figure 8.19
Closed-loop
data transfer
and the input
handshake




peripheral forces an active transition on the PI/T's H1 input, informing the PI/T that data is available on the PI/T's data input bus. Asserting H1 sets a status bit within the PI/T and generates an interrupt request if it is programmed to do so.

At state (c), data control output H2 is negated by the PI/T, informing the peripheral that the data has been accepted. Equally, the PI/T is no longer in a position to receive further data. At state (d), the PI/T's H1 control input is negated by the peripheral to inform the PI/T that the peripheral has acknowledged the data transfer. At state (e), the PI/T asserts H2 to indicate that it is once more ready to receive data from the peripheral. Now the system is in the same condition as state (a), and a new cycle may commence.

Figure 8.20 gives the timing diagram of two successive interlocked handshake input transfers. Two cycles are shown because the PI/T can be programmed to operate in a *double-buffered* mode. Double-buffering means that the PI/T can be receiving a new input while storing the previous input. In the first input cycle, control output H2 from the PI/T is negated after input H1 from the peripheral has been asserted. H2 is reasserted automatically after approximately four clock cycles, because the input has been transferred from PI/T's *initial input latches* to its *final input latches*, leaving the initial input latches free to accept new data. However, on the second input cycle, H2 remains inactive-high (i.e., it is not self-clearing), because both input buffers are full. The H2 output reasserts itself only when the CPU reads the PI/T's input.


Double-buffering enables data to be transferred at almost the maximum rate at which the CPU can read the PI/T, without information being lost. Had the PI/T been supplied with many more buffers (making it a FIFO), instantaneous data rates of several times the host processor's transfer rate could have been supported.

Figure 8.20
Two
consecutive
input cycles
using
interlocked
handshaking
with double-
buffered input



Output Handshaking The PI/T implements double-buffered output transfers in very much the same fashion as the corresponding input transfers. Figure 8.21 shows the sequence of events taking place during an output transfer, and Figure 8.22 provides the corresponding timing diagram for two cycles of double-buffered output.


Figure 8.21
Closed-loop
data transfer
and the output
handshake



An output transfer starts at (a) in Figure 8.21, when the CPU loads data into the PI/T's output register, causing output control line H2 to be asserted after a delay of two clock cycles. The assertion of H2 informs the peripheral that the data is available. At state (b), the peripheral asserts the PI/T's H1 input to indicate that it has read the data. The assertion of H1 causes the PI/T to negate H2 at state (c), indicating that the PI/T has acknowledged the peripheral's receipt of data. In turn, the peripheral negates H1 at state (d) to indicate that it is once more ready for data. Finally, the processor loads new data into the PI/T and H2 is asserted again to indicate a data-ready state at point (e).

The timing diagram of Figure 8.22 also illustrates the effect of double-buffering on an output data transfer. Initially, both the PI/T's output buffers are empty. When the CPU first loads data into the PI/T, the data is transferred to the chip's output terminals and H2 is asserted. At this point, one of the PI/T's two output buffers is full. The buffer connected to the CPU is called the *initial O/P buffer*, and that connected to the PI/T's output pins is called the *final output buffer*.

Figure 8.22
Two
consecutive
double-
buffered output
cycles using
interlocked
handshaking



When the CPU writes to the PI/T's data register again, the data is not immediately transferred to the output buffer, because the PI/T is in a busy state and cannot accept new data. Only when H1 is asserted by the peripheral does the PI/T transfer its latest data to its output register. Now the PI/T may once more accept data from the CPU. As in the case of input transfers, the CPU can determine when the PI/T is ready for data by examining the state of the H1 flag bit, H1S.


Structure of the 68230 PI/T

The 68230 parallel interface and timer is connected to the 68000's asynchronous data bus via the PI/T's eight data pins and fully supports vectored interrupts. The PI/T also supports DMA operation in conjunction with a suitable DMA controller. Note that the PI/T's CPU-side has only an 8-bit data bus. The PI/T provides two independent 8-bit programmable I/O ports and a third *dual-function* C port. The C port can be programmed to operate as a simple I/O port without handshaking and double-buffering. However, the C port can also be programmed to act as an interface to a timer. In the latter mode, some of the port-C pins perform other system functions.

Figure 8.23 provides a block diagram of the PI/T's internal structure and pinout, and Figure 8.24 illustrates a possible interface between it and a 68000. The two 8-bit ports A and B and their handshake lines (H1, H2 for port A, and H3, H4 for port B) are entirely application dependent and are unconnected in Figure 8.24.

The interface between the 68230 PI/T and a 68000 CPU is simplicity itself. Data lines D₀ to D₇ from the PI/T are connected to D₀₀ D₀₇ from the CPU (or, alternatively, to D₀₈–D₁₅, if the upper byte is to be used). Address lines A₀₁ to A₀₅ from the CPU are connected to the PI/T's five register select pins (RS₁–RS₅) to enable the CPU to access any of the 32 addressable registers. The PI/T is accessed whenever its CS* input is active-low. CS* is derived from A₀₆–A₂₃, LDS*, and AS*. The active-low, open-drain DTACK* output from the PI/T is connected directly to the 68000's DTACK* input or to any suitable DTACK* point that is also driven by open-collector (or open-drain) outputs.


Figure 8.23
Internal
arrangement of
the 68030 PI/T



The PI/T's R/W^* , $RESET^*$, and CLK inputs are supplied by the 68000. Note that the CLK input does not have to be synchronized with the 68000's own clock.

As we have said, port C is a dual-function port that may be used as a simple 8-bit I/O port or to support the chip's timer, interrupt, or DMA functions. The PI/T's timer employs three of port C's pins: $PC2 = T_{IN}$, $PC3 = T_{OUT}$, and $PC7 = TIACK^*$. The timer has a 24-bit counter plus an optional (i.e., programmable) 5-bit input-prescaler. This counter counts either clock pulses at the CLK input or pulses at the $PC2/T_{IN}$ pin. The timer output, $PC3/T_{OUT}$, generates single or periodic pulses for use by external equipment, or it can be connected to one of the CPU's interrupt request inputs to generate timed interrupts. The $PC7/TIACK^*$ input can be used by the 68000 to acknowledge an interrupt generated by an active transition on $PC3/T_{OUT}$. Of course, these three port-C pins may be used as simple inputs or outputs if timer functions are not required.

Port C provides three other system functions. $PC5/PIRQ^*$ is a composite interrupt request output for parallel ports A and B, and $PC6/PIACK^*$ is the corresponding interrupt

Figure 8.24 Interface between a 68000 CPU and a 68030 PI/T

Note: PC5/PIRQ* is used to generate a level 4 interrupt request and PC6/PIACK* is used to receive a level 4 IACK* from the 68000. PC3/TOUT and PC7/TIACK* provide a level 5 interrupt request and interrupt acknowledgment from the timer part of the 68230.

acknowledge input. PC4/DMAREQ* is a DMA request output from the PI/T and may be used in conjunction with an external DMA controller to request a DMA operation between the peripheral connected to port A or B and the system memory.

Table 8.3 defines the names and addresses of the PI/T's 23 internal registers. Out of the 32 possible addresses on RS₁ to RS₅, nine values are not used, and, when accessed, these null registers return the value \$00. Although Table 8.3 appears complex, the registers can be divided into functional groups: PI/T control and status, port A/B data and data direction registers, and counter registers. The functions of these registers are dealt with later.

Table 8.3 The 68230's internal register set

<i>Register Select Bits</i>					Register Mnemonic	Register Description	Type
RS ₅	RS ₄	RS ₃	RS ₂	RS ₁			
0	0	0	0	0	PGCR	Port general control register	R/W
0	0	0	0	1	PSRR	Port service request register	R/W
0	0	0	1	0	PADDR	Port A data direction register	R/W
0	0	0	1	1	PBDDR	Port B data direction register	R/W
0	0	1	0	0	PCDDR	Port C data direction register	R/W
0	0	1	0	1	PIVR	Port interrupt vector register	R/W
0	0	1	1	0	PACR	Port A control register	R/W
0	0	1	1	1	PBCR	Port B control register	R/W
0	1	0	0	0	PADR	Port A data register	R/W
0	1	0	0	1	PBDR	Port B data register	R/W
0	1	0	1	0	PAAR	Port A alternate register	R only
0	1	0	1	1	PBAR	Port B alternate register	R only
0	1	1	0	0	PCDR	Port C data register	R/W
0	1	1	0	1	PSR	Port status register	R/W
1	0	0	0	0	TCR	Timer control register	R/W
1	0	0	0	1	TIVR	Timer interrupt vector register	R/W
1	0	0	1	1	CPRH	Counter preload register high	R/W
1	0	1	0	0	CPRM	Counter preload register middle	R/W
1	0	1	0	1	CPRL	Counter preload register low	R/W
1	0	1	1	1	CNTRH	Counter register high	R only
1	1	0	0	0	CNTRM	Counter register middle	R only
1	1	0	0	1	CNTRL	Counter register low	R only
1	1	0	1	0	TSR	Timer status register	R/W

We should comment on the PI/T's interrupt handling mechanism before we go any further. When the PI/T requests an interrupt by asserting one of its two IRQ* outputs, the 68000 responds with an interrupt acknowledge cycle. The interrupt handler software must reset the PI/T's handshake status bit in order to negate the interrupt request. Otherwise, the PI/T will continue to request interrupts. Some peripherals automatically negate their interrupt request in response to an IACK cycle.


Operating Modes of the PI/T

At first sight, the PI/T appears to be a complex device because it is a general-purpose parallel interface and supports so many different modes of operation. Each of the PI/T's operating modes is really very straightforward. The A and B ports of the PI/T can be configured to operate in *seven* ways—four basic modes together with their submodes.

These modes select the type of buffering (none/single/double) and whether the ports operate as independent 8-bit ports or as a single combined 16-bit port. The operating modes of the PI/T are determined by bits 6 and 7 in its *port general control register* (PGCR); that is, both port A and port B must operate in the same mode. However, the individual port control registers may be programmed to permit independent submodes of ports A and B.

Mode 0 Operation Figure 8.25 illustrates the PI/T's mode 0 operation and its three submodes 00, 01, and 1X. These submodes are so called because they are chosen by

Figure 8.25 PI/T in mode 0 (unidirectional 8-bit mode)



Note: A dot in any register implies that the bit does not take part in the selection of either the mode or the submode. Only port A is shown here.

setting bits 7 and 6 of the relevant port control register (PACR or PBCR). In Figure 8.25, only port A is shown. Port B behaves exactly the same as port A, except that H3 acts like H1 and H4 acts like H2.

In modes 0 and 1, a *data direction register* (DDR) is associated with each port. PADDR controls port A, and PBDDR independently controls port B. Each bit of the data direction register determines whether the corresponding bit of the port is an input or an output. Writing a 0 in bit *i* of a DDR defines the corresponding bit of a port as an input. Writing a 1 defines bit *i* as an output. The contents of both data direction registers are automatically set to 0 after a reset. If, for example, data direction register PADDR is loaded with 0001 1111 by `MOVE.B #00011111, PADDR`, port A pins PA5 to PA7 are defined as inputs and PA0 to PA4 as outputs. This operating mode is called *unidirectional*, because the direction of data transfer (into or out of the PI/T) is changed only by resetting the PI/T or by reconfiguring the DDRs.

Figure 8.25 shows that the submodes differ in terms of the buffering they provide on their inputs and outputs. The direction of data transfer that permits *double-buffering* is known as the port's *primary data direction*. Data transfers in the primary direction are controlled by handshake pins H1, H2 for port A and H3, H4 for port B.

Mode 0, Submode 00 In submode 00, double-buffered input is provided in the primary direction, and output from the PI/T is single-buffered. Data is latched into the input register by the asserted edge of H1, and H2 behaves according to its programmed function defined in Table 8.4. Up to now, we have discussed only the interlocked handshake mode offered by H1 and H2. Table 8.4 shows that PACR3 to PACR5 may be used to define H2 as a simple output (i.e., an output at a logical 0 or logical 1 level), an interlocked handshake output, or a *pulsed* handshake output. In the latter case, the H2 output is asserted as in the interlocked mode of Figures 8.19 and 8.20, but is negated automatically after approximately four clock cycles. In what follows, H1S and H2S are the status bits associated with H1 and H2, respectively, which are bits PSR0 and PSR1.

Mode 0, Submode 01 In submode 01, the primary data direction is from the PI/T, and double-buffered output is provided. Input in this mode is nonlatched; that is, the input read by the CPU reflects the state of the input pin at the moment it is read. The programming of the port A control register in submode 01 is given in Table 8.5, which is almost exactly the same as that of Table 8.4, except for the submode control fields and H1 status control bit, PACR0. When PACR0 = 0, the H1 status bit is set if either port A initial or final output latches can accept data and is clear otherwise. When PACR0 = 1, the H1 status bit is set if both port A output latches are empty and is clear otherwise. In other words, we can program H1S to indicate the state *fully empty* or the state *half empty*.

Mode 0, Submode 1X In mode 0, submode 1X (See Figure 8.25), simple bit I/O is available in both directions, and double-buffered I/O cannot be used in either direction. Data read from a pin programmed as an input is the instantaneous (i.e., nonlatched) signal at that pin. Data written to an output is single-buffered. H1 is an edge-sensitive input only and plays no part in any handshaking procedure related to the PI/T.

H2 may be programmed as an edge-sensitive input that, when asserted, sets status bit H2S. As in the case of the other submodes described previously, H2 can be programmed

Table 8.4 Port A control register (PACR) in mode 0, submode 00

Bit	PACR7	PACR6	PACR5	PACR4	PACR3	PACR2	PACR1	PACR0
Function	0	0	H2 control			H2 interrupt enable	H1 control	

←Submode 00→

PACR5	PACR4	PACR3	H2 Control	
0	X	X	H2 edge-sensitive input	H2S set on asserted edge
1	0	0	H2 output—negated	H2S always clear
1	0	1	H2 output—asserted	H2S always clear
1	1	0	H2 output—interlocked handshake	H2S always clear
1	1	1	H2 output—pulsed handshake	H2S always clear

PACR2	H2 Interrupt Enable
0	H2 interrupt disabled
1	H2 interrupt enabled

PACR1	PACR0	H1 Control
0	X	H1 interrupt and DMA request disabled
1	X	H1 interrupt and DMA request enabled
X	X	H1S status bit set if input data available

Note: H1S = H1 status bit of the port status register
H2S = H2 status bit of the port status register

Table 8.5 Port A control register (PACR) in mode 0, submode 01

Bit	PACR7	PACR6	PACR5	PACR4	PACR3	PACR2	PACR1	PACR0
Function	0	1	H2 control			H2 interrupt enable	H1 control	

←Submode 01→

PACR1	PACR0	
0	X	H2 interrupt and DMA request disabled
1	0	H2 interrupt and DMA request enabled
X	0	H1S indicates initial or final O/P latches empty
X	1	H1S indicates both O/P latches empty

Table 8.6 Port A control register (PACR) in mode 0, submode 1×

Bit	PACR7	PACR6	PACR5	PACR4	PACR3	PACR2	PACR1	PACR0
Function	1	X	H2 control			H2 interrupt enable	H1 control	

←Submode 1×→

PACR5	PACR4	PACR3	H2 Function	
0	X	X	Edge-sensitive input	H2S set on asserted edge
1	X	0	H2 output—negated	H2S always clear
1	X	1	H2 output—asserted	H2S always clear

PACR1	Function
0	H1 interrupt disabled
1	H1 interrupt enabled

PACR0	Function
X	H1 is an edge-sensitive input, and H1S is set by an asserted edge of H1

as an output and set or cleared under program control. Table 8.6 defines the options available in this submode.

The following fragment of code demonstrates how that PI/T can be configured with port A as a simple 8-bit input port and port B as a simple 8-bit output port. The ports do not use handshaking. You might use this arrangement to read the output of a set of switches connected to port A and to write to a set of LEDs connected to port B. I have expressed the values loaded into the PI/T's configuration registers in *binary format* to make it easier to see the relationship between the code and the actions carried out by the parameters. We will deal with these registers in greater detail shortly.

```

PIT      EQU      $FF0001      Assume the PI/T is memory-mapped at $FF 0001
PGCR     EQU      PIT          Port general control register is at base address
PSRR     EQU      PIT+2        Port service request register
PADDR    EQU      PIT+4        Data direction register A
PBDDR    EQU      PIT+6        Data direction register B
PACR     EQU      PIT+$0C       Port A control register
PBCR     EQU      PIT+$0E       Port B control register
PADR     EQU      PIT+$10       Port A data register
PBDR     EQU      PIT+$12       Port B data register

```


*

SetUp	MOVE.B #0,PGCR	Select mode 0 for both port A and B
	MOVE.B #0,PSRR	Clear service request register
	MOVE.B #%10000000,PACR	Port A submode 1x for bit I/O
	MOVE.B #%10000000,PBCR	Port B submode 1x for bit I/O
	MOVE.B #%00000000,PADDR	Configure all port A lines as inputs
	MOVE.B #%11111111,PADDR	Configure all port B lines as inputs
Input	MOVE.B PADDR,D0	Read input at port A into D0
.		
.		
Output	MOVE.B D0,PBDR	Write 8 bits in D0 to port B

As you can see, once the PI/T has been set up, reading data into and writing data to it could not be easier.

Mode 1 Operation In mode 1, the two 8-bit ports are combined to act as a *single* 16-bit port. The port is still a *unidirectional* port in the sense that the primary direction of data transfer is associated with double-buffering and handshake control, and port A and B data direction registers define whether the individual bits of the 16-bit port are to act

Figure 8.26 PI/T in mode 1 (unidirectional 16-bit mode)




as inputs or outputs. Figure 8.26 illustrates the possible configurations of the PI/T in mode 1 operation.

A combined port raises two problems—what do we do about the two *pairs* of handshake signals (H1, H2 and H3, H4), and what about the two port control registers (PACR and PBCR)? In mode 1, port B supplies the handshake signals and the control register (PBCR). The port A control register is used in conjunction with H1 and H2 to provide the 16-bit port with additional facilities. Table 8.7 defines the effect of the PACR on the mode 1 operation of the PI/T. The port A control register in mode 1 simply treats H1 as an edge-sensitive input and H2 as an edge-sensitive input or an output that may be set or cleared.

Table 8.7 Format of port A control register during a mode 1 operation

Bit	PACR7	PACR6	PACR5	PACR4	PACR3	PACR2	PACR1	PACR0
Function	0	0	H2 control			H2 interrupt enable	H1 control	



 Port A submode PACR0–PACR5 behave exactly as in mode 0 submode 1X—See Table 8.6.

Mode 1, Submode X0 In mode 1, submode X0, double-buffered inputs or single-buffered outputs of up to 16 bits are possible. Note that the PI/T has only an 8-bit interface to the 68000 so that a 16-bit word must be transferred to the CPU as two bytes. Port A should be read before port B. For compatibility with the `MOVEP` instruction, port A should contain the most significant byte of data. The operation of the 16-bit port is determined by the port B control register, the structure of which is given in Table 8.8. The signal at each input is latched asynchronously with the asserted edge of H3 and placed in either the initial input latch or the final input latch. As in mode 0 operation, H4 may be programmed to act as an input, a fixed output, or a pulsed/interlocked handshake signal.

For pins programmed as outputs, the data path consists of a single latch driving the output buffer. Data written to this port's data register does not affect the operation of any handshake pin, status bit, or any other aspect of the PI/T.

Mode 1, Submode X1 In mode 1, submode X1, double-buffered outputs or non-latched inputs of up to 16 bits are possible. Data is written to the PI/T as 2 bytes. The first byte (most significant) is written to the port A data register and the second byte to the port B data register (in that order). The PI/T then automatically transfers the 16-bit data to one of its output latches.

The port A control register and associated handshake signals (H1 and H2) behave exactly as in mode 1, submode X0, defined by Tables 8.6 and 8.7. In a similar fashion, the port B control register behaves rather like the same register in mode 1, submode X0. The only differences are in bits PBCR7 and PBCR6, which are set to 0,1 to select this mode, and in bit PBCR0. When PBCR0 is 0, the H3S status bit is set when either the initial or final output latch of ports A and B can accept new data. Otherwise HS3 is clear. When PBCR0 is 1, the H2S status bit is set when both the initial and final output latches of ports A and B are empty and is clear otherwise.

Table 8.8 Format of the port B control register during a mode 1, submode X0 operation

Bit	PBCR7	PBCR6	PBCR5	PBCR4	PBCR3	PBCR2	PBCR1	PBCR0
Function	X	0	H4 control			H4 interrupt enable	H3 control	

←Submode X0→


PBCR5	PBCR4	PBCR3	H4 Function	
0	X	X	Edge-sensitive input	H4S set on asserted edge
1	0	0	Output—negated	H4S always cleared
1	0	1	Output—asserted	H4S always cleared
1	1	0	Output—interlocked handshake	H4S clear
1	1	1	Output—pulsed handshake	H4S clear

PBCR2	H4 Interrupt Enable
0	H4 interrupt disabled.
1	H4 interrupt enabled.

PBCR1	H3 Service Request Enable
0	The H3 interrupt and DMA request are disabled.
1	The H3 interrupt and DMA request are enabled.

PBCR0	HS Status Control
X	The H3S status bit is set at any time input data key is present.

Mode 2 Operation Mode 2 offers *bidirectional* I/O and is illustrated in Figure 8.27. Port B is the *workhorse* in mode 2 and acts as a bidirectional, 8-bit, double-buffered I/O port. The handshake pins are all associated with port B and operate in two pairs. H1, H2 control *output* transfers and H3, H4 control *input* transfers. The instantaneous *direction* of the data is determined by the H1 handshake pin; that is, the *external device* determines the direction of data transfer. The port B data direction register has no effect in this mode because mode 2 permits only byte I/O. Port A and B submode fields do not affect PI/T operation in mode 2. Port A performs a minor role in mode 2—it permits simple I/O bit transfers with no associated handshake pins and provides unlatched input or single-buffered output. Individual pins can be programmed as inputs or outputs by setting or clearing bits in the port A data direction register.

Figure 8.27 PI/A configured for mode 2 (bidirectional 8-bit mode)

The output buffers of port B are controlled by the level on the H1 input. When H1 is negated, the port B output buffers are enabled, and port B's pins drive the output bus. Note that all eight buffers are enabled, because individual pins cannot be programmed as inputs or outputs in modes 2 and 3. Generally, H1 is negated by a peripheral in response to the assertion of H2, which indicates that new output data is present in the double-buffered latches. Following acceptance of the data, the peripheral asserts H1, disabling the port B output buffers. H1 also acts as an edge-sensitive input.

Double-Buffered Input Transfers Data at the port B input pins is latched on the asserted edge of H3 and deposited in one of the input latches. The corresponding H3 status bit, H3S, is set any time input data, which has not been read by the host computer, is present in the input latches. As in all other modes, H4 is programmable. In modes 2 and 3, H4 can be programmed to perform two functions:

1. H4 may be an output pin in the *interlocked handshake mode*. H4 is asserted when the port is ready to accept new data and is negated asynchronously following the asserted edge of the H3 input. As soon as one of the input latches becomes ready to receive data, H4 is reasserted. Once both input latches are full, H4 remains negated until data is read by the host processor.
2. H4 may be an output pin in the *pulsed input handshake mode*. H4 is asserted when the input port is ready to receive new data, exactly as we have just described, and is automatically cleared (negated) approximately four clock cycles later. Should a subsequent active transition on H3 take place while H4 is asserted, H4 is negated asynchronously; that is, once the active-edge of H4 has been detected by the peripheral, new data may be loaded into the double-buffered input latches.

Double-Buffered Output Transfers Data is written into one of the PI/T's output latches by the host processor. The peripheral connected to port B accepts data by asserting H1. The H1 status bit may be programmed to be set when either one or both output buffers are empty, or when both output buffers are empty. H2 may be programmed to act in one of two modes:

1. H2 may be an output pin in the interlocked output handshake mode and is asserted whenever the output latches are ready to accept new data from the host

processor. H2 is negated asynchronously following the asserted edge of H1. As soon as one or both output latches become available, H2 is reasserted. When both output latches are full, H2 remains asserted until at least one latch is emptied.

2. H2 may be an output pin in the pulsed output handshake protocol. H2 is asserted whenever the output latches are ready to accept new data but is automatically negated approximately four clock cycles later. Should the asserted edge of H1 be detected while H2 is asserted, H2 is negated asynchronously.

The programming of port control registers A and B in mode 2 is illustrated in Tables 8.9 and 8.10. Note that, in this mode, many bits are “don’t care” functions.

Table 8.9 Format of the port A control register during a mode 2 operation

Bit	PACR7	PACR6	PACR5	PACR4	PACR3	PACR2	PACR1	PACR0
Function	X	X	X	X	H2 mode	H2 interrupt enable	H1 control	
←Submode XX→ (don't care)					0	Interlocked handshake		PACR1, PACR0 exactly as in Table 8.5
					1	Pulsed handshake		


Table 8.10 Format of the port B control register during a mode 2 operation

Bit	PBCR7	PBCR6	PBCR5	PBCR4	PBCR3	PBCR2	PBCR1	PBCR0
Function	X	X	X	X	H4 mode	H4 interrupt enable	H3 control	
←Submode XX→ (don't care)					0	Interlocked handshake	PBCR1, PBCR0 exactly as in Table 8.4	
					1	Pulsed handshake		

Mode 3 Operation Mode 3 operation is an extension of mode 2’s bidirectional data transfer and is illustrated in Figure 8.28. In mode 3, both ports A and B are dedicated to 16-bit double-buffered input/output transfers. As in mode 2, H1 and H2 control output transfers, and H3 and H4 control input transfers. The function of the port control registers (PACR, PBCR) in mode 3 is exactly the same as in mode 2, and, therefore, Tables 8.9 and 8.10 also apply to mode 3.

Mode 3 provides a relatively convenient way of transferring data between the PI/T and 16-bit peripherals at high speed. We say *relatively* because the PI/T interfaces to its host processor by an 8-bit data bus, allowing 16-bit *peripheral-side* data transfers but

Figure 8.28
PI/T configured
for mode 3
(bidirectional
16-bit mode)



denying 16-bit *CPU-side* data transfers. However, by using the 68000's **MOVEP** (move peripheral instruction), 16-bit data transfers can be performed with only one instruction.

PI/T Registers

So far, we have looked at the PI/T from the point of view of its operational modes and discussed its internal registers only when the need arose. Here we provide further details on the PI/T's internal registers. Table 8.3 gives the names and mnemonics of the 68230's registers together with the register select lines (RS₁ to RS₅) needed to access them. In the following discussion, registers are also specified in terms of their *offset addresses*. The offset address is specified with respect to the device's base address, assuming that RS₁ to RS₅ are connected to address lines A₀₁-A₀₅, respectively; for example, the address offset of PGCR is 0 and of TSR it is \$34. Note that the offset is a *byte* value.

**Port General
Control Register
(PGCR,
offset = \$00)**

The PGCR is a *global* register that determines the operating mode of the PI/T. Bits 6 and 7 of the PGCR select the PI/T's operating mode (see Table 8.11), bits 4 and 5 enable the handshake pairs H1, H2 and H3, H4, and bits 0 to 3 determine the sense of the four handshake lines; for example, setting PGCR1 = 1 defines the active transition on H2 as

Table 8.11 Format of the port general control register (PGCR)

Bit	PGCR7	PGCR6	PGCR5	PGCR4	PGCR3	PGCR2	PGCR1	PGCR0
Function	Port mode control		H34 enable	H12 enable	H4 sense	H3 sense	H2 sense	H1 sense
	00 Mode 0 01 Mode 1 10 Mode 2 11 Mode 3		0 = disable 1 = enable		Sense = 0 assertion level low Sense = 1 assertion level high			

Note: The H12 and H34 enable/disable fields enable or disable the operation of the H1, H2 or H3, H4 handshake lines. All bits of the PGCR are cleared after a reset operation. The handshake lines are enabled only when PGCR5 and PGCR4 are set under program control to avoid spurious operation of the handshake lines until the PI/T has been fully configured.

a zero-to-one. If, for example, you wish to configure the PI/T to operate in mode 0 with active-high control signals H1 and H2 supported by port A (port B with no controls), you set up the PGCR with

```
MOVE.B    #%00010011,PGCR
```

Port Service Request Register (PSRR, offset = \$02) The port service request register is a global register that determines the circumstances under which the PI/T may request service from the host processor. Table 8.12 gives the format of the PSRR, which is split into three logical fields: a service request field (SVCRQ) that determines whether the PI/T generates an interrupt or a DMA request when H1 or H3 are asserted, an operation select field that determines whether two of the dual-function pins belong to port C or perform special-purpose functions, and an interrupt-priority control field. A DMA request is signified by an active-low pulse on the DMAREQ* (direct memory access request) pin for three clock cycles. In a simple application of the PI/T not involving interrupts, the PSRR can be set up by loading it with 0.

The contents of the PSRR are automatically reset to 0 following a hard reset of the PI/T. The default condition is, therefore, all interrupts disabled. The following fragment of code shows how you would configure the PSRR in: an interrupt-driven mode with port C pin PC5/PIRQ* configured as a parallel interface interrupt output; pin PC6/PIACK* configured as an interrupt acknowledge input; and control line interrupt priorities in the order: H3, H4, H1, H2. The code also provides the PI/Ts port interrupt vector register with the vector number \$A4.

```
MOVE.B    #%00011100,PSRR    Set up for vectored interrupts
MOVE.B    #$A4,PIVR          Supply this vector number in an IACK cycle
```

Port Data Direction Registers (PDDRA, offset = \$04; PDDRB, offset = \$06; PDDRC, offset = \$08) The port data direction registers determine the direction and buffering characteristics of each of the appropriate port pins. A 1 in a PDDR bit makes the corresponding port I/O pin act as an output, whereas a 0 makes the pin an input. All PDDRs are cleared to 0 after a reset.

The port C PDDR behaves in the same way as the other two PDDRs and determines whether each dual-function chosen for port C operation is an input or an output pin.

Port Interrupt Vector Register (PIVR, offset = \$0A) The port interrupt vector register contains the upper-order six bits of the *four* interrupt vectors—because the PI/T has several interrupt-generating mechanisms, it requires several pointers to its interrupt handlers. The contents of the PIVR register may be read in one of two ways: by an ordinary read cycle to the PIVR at offset address \$0A, or by a port interrupt acknowledge bus cycle. When the PIVR is read during an interrupt acknowledge cycle, the least two significant bits are determined by the source of the interrupt as illustrated in Table 8.13.

Suppose the PIVR is loaded with 01101100 (\$6C) during the PI/T's initialization phase. An interrupt initiated by H2 will yield an interrupt vector number of 01101101 (\$6D). Similarly, an interrupt initiated by H4 will yield an interrupt vector number of 01101111 (\$6F). This scheme has been implemented to remove the need for four separate vector number registers.

After the RESET* input to the PI/T has been asserted, the contents of the PIVR are initialized to \$0F. This is, of course, the *uninitialized vector* number.

Table 8.12 Format of the port service request register (PSRR)

Bit	PSRR7	PSRR6	PSRR5	PSRR4	PSRR3	PSRR2	PSRR1	PSRR0
Function	X	SVCRQ		Operation select		Port interrupt priority		

0X PC4/DMAREQ* = PC4 (DMA not used).

10 P4C/DMAREQ* = DMAREQ* and is associated with double-buffered transfers controlled by H1.
H1 does not cause interrupts in this mode.

11 P4C/DMAREQ* = DMAREQ* and is associated with double-buffered transfers controlled by H3.
H3 does not cause interrupts in this mode.

<i>Operation Select</i>		<i>Interrupt Pin Function Select</i>	
PSRR4	PSRR3		
0	0	PC5/PIRQ* = PC5 PC6/PIACK* = PC6	No interrupt support No interrupt support
0	1	PC5/PIRQ* = PIRQ* PC6/PIACK* = PC6	Autovectored interrupts supported Autovectored interrupts supported
1	0	PC5/PIRQ* = PC5 PC6/PIACK* = PIACK*	
1	1	PC5/PIRQ* = PIRQ* PC6/PIACK* = PIACK*	Vectored interrupts supported Vectored interrupts supported

<i>Port Interrupt Priority</i>			<i>Order of Interrupt Priority</i>			
PSRR2	PSRR1	PSRR0	Highest ← → Lowest			
0	0	0	H1S	H2S	H3S	H4S
0	0	1	H2S	H1S	H3S	H4S
0	1	0	H1S	H2S	H4S	H3S
0	1	1	H2S	H1S	H4S	H3S
1	0	0	H3S	H4S	H1S	H2S
1	0	1	H3S	H4S	H2S	H1S
1	1	0	H4S	H3S	H1S	H2S
1	1	1	H4S	H3S	H2S	H1S

Port Control Registers (PACR, offset = \$0C; PBCR, offset = \$0E) The port control registers determine the submode operation of ports A and B and control the operation of the handshake lines. The programming of these two registers has already been dealt with when the operating modes of the PI/T were described.

Table 8.13
Relationship
between PIVR0,
PIVR1, and
interrupt source

Interrupt Source	PIVR1	PIVR0
H1	0	0
H2	0	1
H3	1	0
H4	1	1

Port Data Registers (PADR, offset = \$10; PBDR, offset = \$12; PCDR, offset = \$18)

Port A and port B data registers are holding registers between the CPU-side bus of the PI/T and its port pins and internal buffer registers. These registers may be written to or read from at any time. They are not affected when the PI/T is reset.

The port C data register, PCDR (offset = \$18), is a holding register for moving data to and from port C or its alternate-function pins. The exact nature of an information transfer depends on the type of cycle (read or write) and on the way in which port C is configured. Table 8.14 shows how the PCDR is affected by read/write accesses. Pins configured as port C functions offer single-buffered output or nonlatched input.

Table 8.14
Accessing the
port C data
register

Operation	Port C Function		Alternate Function	
	PCDDR = 0	PCDDR = 1	PCDDR = 0	PCDDR = 1
Read PCDR	Read pin	Read output register	Read pin	Read output register
Write PCDR	Output register, buffer disabled	Output register, buffer enabled	Output register	Output register

Note that we are able to directly read the state of a dual-function pin even when it is used for nonport C functions. We are also able, of course, to generate nonport C functions *manually* by switching back to port C mode and writing to the PCDR. The port C data register is readable and writable at all times and is not affected by the state of the RESET* pin.

Port Alternate Registers (PAAR, offset = \$14; PBAR, offset = \$16) Port A and port B alternate registers provide a way of reading the state of port A and port B pins, respectively. Both PAAR and PBAR are read-only and their contents reflect the *actual instantaneous* logic levels at the I/O pins. Writing to PAAR or PBAR results in a DTACK* handshake, but no data is latched by the PI/T, and the bus cycle has no other effect on the PI/T.

Port Status Register (PSR, offset = \$1A) The port status register is a global register that reflects the activity of the handshake pins. The format of the PSR is given in

Table 8.15. Bits PSR4 to PSR7 reflect the *instantaneous* level at the respective handshake pin, and are independent of handshake pin sense bits in the PGCR. Bits PSR0 to PSR3 are the handshake status bits and are set or cleared as specified by the appropriate operating mode. Each of these bits is active-high and is set when the appropriate handshake line is asserted.

Table 8.15 Format of the port status register

Bit	PSR7	PSR6	PSR5	PSR4	PSR3	PSR2	PSR1	PSR0
Function	H4 level	H3 level	H2 level	H1 level	H4S	H3S	H2S	H1S

← Bits set or cleared by instantaneous level on handshake pin

← Bits set by assertion of handshake pin as programmed →

Timer
Functions of
the 68230 PI/T


The 68230 contains a single timer that interfaces to the host processor through the same CPU-side pins as the parallel interface and interfaces to external systems (or to the 68000 interrupt structure) through the alternate function pins of port C. A timer is, essentially, a simple device consisting of a counter that is clocked, typically, downward toward zero. By selecting the clock rate and the initial contents of the counter, you can generate a specific delay between starting the counter and the moment it reaches zero. If the counter is reloaded every time it reaches zero, we have a method of generating repetitive action. If we use an external signal to start and stop the counter, we can measure the elapsed time between the start and stop signals. Typical functions performed by the PI/T (or any other timer) are the generation of square waves of programmable frequencies, the generation of single pulses of programmable duration, the production of single or periodic interrupts, and the measurement of frequency or elapsed time.

Figure 8.29 shows the three peripheral-side interface lines of the timer together with its associated registers. The timer contains a 24-bit synchronous down-counter (CNTR) that is loaded from three 8-bit *counter preload registers* (CPR). The synchronous counter is clocked either by the system clock (CLK) or by an external input applied to T_{IN}. This clock may, optionally, be prescaled by 32.

As the counter clocks downward, it eventually reaches zero and sets the *zero-detect status bit* (ZDS) of the timer status register (TSR). This event can be used to assert the T_{OUT} output from the timer. If T_{OUT} is connected to one of the 68000s interrupt request inputs IRQ1* to IRQ7*, an interrupt may be generated.

The operating mode of the timer is determined by the timer control register, TCR, whose format is given in Table 8.16. This table is rather complex but, in principle, it controls

- ♦ The choice between the port C option and the timer option on three dual-function pins
- ♦ Whether the counter is loaded from the counter preload register or rolls over when zero-detect is reached

Figure 8.29 Timer function of the PI/T

- ♦ The source of the clock input
- ♦ Whether the clock source is prescaled (i.e., divided by 32)
- ♦ Whether the timer is enabled or disabled

The 68230 has its own independent timer interrupt vector register, **TIVR**, that supplies an 8-bit vector whenever the timer interrupt acknowledge pin, $TIACK^*$, is asserted. The **TIVR** is automatically loaded with the uninitialized interrupt vector, $\$0F$, following a reset. Consider the following code that sets up the timer control register to operate in a vectored interrupt mode (i.e., the port C $PC3/T_{OUT}$ pin generates timer interrupts, and the $PC7/TIACK^*$ pin is used by the PI/T to detect the 68000's IACK cycle). The counter is configured to roll over on zero-detect (i.e., to go through the sequence FF FFFE, FF FFFF, 00 0000, 00 0001 . . .), and the counter is clocked by the system clock at $CLK/32$.

Table 8.16 Format of the timer control register

Bit	TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0
Function	T _{OUT} /TIACK* control			ZD control	X	Clock control		Timer enable

TCR7	TCR6	TCR5	T _{OUT} /TIACK* Control
0	0	X	PC3/T _{OUT} , PC7/TIACK* are port C functions.
0	1	X	PC3/T _{OUT} is a timer function. In the run state T _{OUT} provides a square wave that is toggled on each zero-detect. The T _{OUT} pin is high in the halt state. PC7/TIACK* is a port C function.
1	0	0	PC3/T _{OUT} is a timer function. In the run or halt state it is used as a timer interrupt request output. The timer interrupt is disabled—the pin is always three-stated. PC7/TIACK* is a timer function. Since interrupt request is negated, PI/T produces no response to an asserted TIACK*.
1	0	1	PC3/T _{OUT} is a timer function and is used as a timer interrupt request output. The timer interrupt is enabled and T _{OUT} is low whenever the ZDS bit is set. PC7/TIACK* is a timer function and acknowledges interrupts generated by the timer. This combination supports vectored interrupts.
1	1	0	PC3/T _{OUT} is a timer function. In the run or halt state, it is used as a timer interrupt request output. The timer interrupt is disabled. PC7/TIACK* is a port C function.
1	1	1	TC3/T _{OUT} is a timer function and is used as a timer interrupt request output. The timer interrupt is enabled and T _{OUT} is low when the ZDS status bit is set. PC7/TIACK* is a port C function. Autovectored interrupts are supported.

TCR4	Zero-Detect Control
0	The counter is loaded from the counter preload register on the first clock to the 24-bit counter after zero-detect; counting is then resumed.
1	The counter rolls over on zero-detect and then continues counting.

```

MOVE.L    #$0FFFFFFF,D0      Set the counter to its maximum value
MOVE.B    $E0,TIVR           Supply this vector number in an IACK cycle
LEA        TCPR,A0           Point to the timer counter preload registers
MOVEP.L   D0,(A0)            Load the TCPR registers
MOVE.B    %10110001,TCR      Set up the TCR

```

Notice the way in which the `MOVEP` instruction is used to transfer *four* bytes to the PI/T's counter preload registers located at consecutive odd addresses. Even though the PI/T has only 24-bit counter registers, 32 bits are actually transferred to the PI/T (the upper-order 8 bits are ignored). We will have more to say about the TCR when we look at some of the timer's applications.

Table 8.16 Format of the timer control register (*Continued*)

TCR2	TCR1	Clock Control
0	0	PC2/T _{IN} is a port C function. Counter clock is from CLK prescaled by 32. The timer enable bit determines whether the timer is in the run or halt state.
0	1	PC2/T _{IN} is a timer input. The prescaler is decremented on the falling edge of the CLK input, and the 24-bit counter is decremented when the prescaler rolls over from \$00 to \$1F. The timer is in the run state when the enable bit is one and the T _{IN} pin is high. Otherwise the timer is in the halt state.
1	0	PC2/T _{IN} is a timer input and is prescaled by 32. The prescaler is decremented following the rising transition of T _{IN} after being synchronized with the internal clock. The 24-bit counter is decremented when the prescaler rolls over from \$00 to \$1F. The timer enable bit determines whether the timer is in the run or halt state.
1	1	PC2/T _{IN} is a timer input and prescaling is not used. The 24-bit counter is decremented following the rising edge of the signal at the T _{IN} pin after being synchronized with the internal clock. The timer enable bit determines whether the timer is in the run or halt state.

TCR0	Timer Enable Bit
0	Timer disabled
1	Timer enabled

Timer States The timer is always in one of two states: *running* or *halted*. You select the timer's state by loading the appropriate value into the timer control register (see Table 8.16). The characteristics of the two states are as follows:

1. Halt state

- a. The contents of the counter are stable (do not change) and can be reliably and repeatedly read from the counter registers.
- b. The prescaler is forced to \$1F whether or not it is in use.
- c. The ZDS bit is forced to zero, regardless of the contents of the 24-bit counter.

2. Run state

- a. The counter is clocked by the source programmed in the timer control register.
- b. The counter is not *reliably* readable.
- c. The prescaler is allowed to decrement if it is so programmed.
- d. The ZDS status bit is set when the counter makes a \$00 0001 to \$00 0000 transition.

Timer Applications The timer section of the PI/T is not as complex as a first reading of Table 8.16 would suggest. We now describe the operation of the timer by looking at some of its applications.

Real-Time Clock A real-time clock (RTC) generates an interrupt at periodic intervals and may be used by the operating system to switch between several tasks (see Chapter 6), or to update a record of the time of day. In this configuration, the T_{OUT} pin is connected to one of the host processor's interrupt request inputs, and the $TIACK^*$ input is used as an interrupt request input to the timer. The T_{IN} pin may be used as a clock input or the system clock selected. The format of the TCR needed to select the real-time clock mode is given in Table 8.17—note that the X in the TCR6 column implies that the bit may be either 0 or 1.

Table 8.17 Format of the TCR in the real-time mode

Bit	TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0
Value	1	X	1	0	0	0	0	1
Function	$T_{OUT}/TIACK^*$ control			ZD control		Clock control		Timer enable
	$PC3/T_{OUT} = T_{OUT}$; timer interrupt enabled; T_{OUT} low when ZDS set			Counter reload on zero detect		Counter clock = $CLK/32$		

The host processor first loads the counter preload registers with a 24-bit value and then configures the TCR as described previously. The timer enable bit of the TCR may be set at any time counting is to begin—it need not be set during the timer initialization phase.


When the counter counts down from \$00 0001 to \$00 0000, the ZDS status bit is set and the T_{OUT} pin asserted to generate an interrupt request. At the next clock input to the 24-bit counter, the counter is loaded with the contents of the counter preload register. The host processor must clear the ZDS status bit to remove the source of the interrupt; that is, you should execute, for example, the instruction `MOVE.B #1, TSR` or `BSET #0, TSR` to clear the ZDS status bit at the start of your timer interrupt handling routine. Note that the ZDS bit is cleared by writing a 1 to it. The operation of the timer in this mode can be illustrated in the following pseudocode and by the timing diagram of Figure 8.30.

```

REPEAT WHILE Timer_enable_bit = 1
    FOR I = Counter_preload_value DOWN_TO 0
        Clear ZDS_bit
        Negate  $T_{OUT}$ 
    END_FOR
    Set ZDS_bit
    Assert  $T_{OUT}$ 
END_REPEAT

```


Figure 8.30
Timing diagram
of the PI/T
operating as a
real-time clock



Square-Wave Generator In this mode, the timer produces a square wave at its T_{OUT} terminal without generating interrupts. The format of the TCR in the square-wave mode is almost identical to that of the real-time mode—the only major difference is that bit 7 of the TCR is clear. A glance at Table 8.16 reveals that TCR7 controls T_{OUT} . When TCR7 is clear, the signal at the T_{OUT} pin is toggled every time the counter counts down to zero and the ZDS bit is set.

Figure 8.31 provides a timing diagram for the timer in the square-wave mode. Note that, as above, the timer counting source may be obtained from CLK or from T_{IN} and may be prescaled by 32.

Figure 8.31
Timing diagram
of the PI/T
operating as a
square-wave
generator



Interrupt after Timeout In this mode, the timer generates an interrupt after a programmed (i.e., predetermined) period of time has elapsed. As in the case of the real-time clock, T_{OUT} is connected to the 68000's appropriate interrupt request input, and $TIACK^*$ may be used as an interrupt acknowledge input. The source of timing may be derived from the system clock or from T_{IN} .

Table 8.18 gives the format of the TCR appropriate to this mode and the timer's other operating modes discussed here. This configuration is similar to the real-time clock mode, except that the zero-detect bit of the TCR is set. Consequently, when the counter reaches zero it rolls over to its maximum value rather than being loaded from the counter load registers. Figure 8.32 illustrates this process. Once the interrupt has been serviced, the host processor can halt the timer and, if necessary, read the contents of the counter. At this point, the number in the counter gives an indication of the time elapsed between the interrupt request and its servicing.

Elapsed Time Measurement This configuration allows the host processor to determine the time that elapses between the triggering of the 68230 timer and its halting by clearing its enable bit. Table 8.18 (mode 4) gives the format of the timer control register, TCR, in this mode. The processor initializes the timer by loading its counter preload register with \$FF FFFF (all ones) and setting up the contents of its TCR and then enables it by setting bit TCR0 to 1. We load the counter with the value \$FF FFFF because it provides the longest possible counting period.

Once TCR0 has been set, the prescaler counts down toward zero and decrements the counter each time it rolls over from \$00 to \$1F. When the event, the action of which signals the end of the timing period, takes place, the processor clears the enable bit (TCR0) and halts the countdown. The processor determines the timing period by reading the contents of the counter registers.

We can program the TCR to use an *external* clock connected to T_{IN} . When an external clock or pulse generator is connected to the T_{IN} input and the TCR initialized, as in Table 8.18 (mode 5), the timer can be configured to count the number of pulses at the T_{IN} pin between the points at which TCR0 is set and cleared.


Table 8.18 Format of the TCR in various operating modes of the PI/T timer

Bit	TCR7	TCR6	TCR5	TCR4	TCR3	TCR2	TCR1	TCR0	Mode
Value	1 0 1 0 0 1	× 1 × 0 0 ×	1 × 1 × × 1	0 0 1 1 1 1	0 0 0 0 0 0	00 00 00 0 0 0	or or or 0 × 1	1× 1× 1× 0 1 1	1 2 3 4 5 6
Function	$T_{OUT}/TIACK^*$ control			ZD control		Clock control		Timer enable	

Mode 1 = real-time clock
 Mode 2 = square-wave generator
 Mode 3 = interrupt after time-out

Mode 4 = elapsed time measurement
 Mode 5 = pulse counter
 Mode 6 = period measurement

Figure 8.32
Timing diagram
of the PI/T
operating as a
time-out
interrupt
generator



By setting bits TCR2, TCR1 to 0, 1, respectively, the timer can be started and stopped by T_{IN} (Table 8.18, mode 6). In this case, the timer requires that both TCR0 and T_{IN} be high before counting may begin. Therefore, once TCR0 has been set under software control, counting begins only when T_{IN} goes high and stops when T_{IN} returns low. If T_{IN} is controlled by external circuitry, the processor can determine the *period* between the positive and negative transition of T_{IN}.

Example of a PI/T Application

We now describe how a PI/T can be used to interface a printer to a 68000 microprocessor with a minimum of hardware and software. This example is taken from Motorola's application note AN-854. Printers are usually connected to a host computer either by a serial RS232 data link or by a parallel data link conforming to the Centronics standard. In this application, a 68230 PI/T is used to implement a Centronics interface.

The Centronics interface has an 8-bit data bus plus printer and data flow control signals. Figure 8.33 illustrates the Centronics interface and briefly describes its signal lines. For the purpose of this example we will assume that the printer to be interfaced uses a 7-bit data bus and prints ASCII-encoded characters from the host processor. Figure 8.34 provides a timing diagram for the transmission of a character to the printer.

The DSTB* (data strobe) and ACKNLG* (acknowledge) lines perform a data transfer handshake between the printer and interface. DSTB* is an output from the interface informing the printer that data from the host computer is available on the data lines. The data must be set up for at least 50 ns before the falling edge of DSTB*, and DSTB* must have a minimum duration of 100 ns. The printer acknowledges the receipt of data by pulsing its ACKNLG* output low for 4 μ s.

Figure 8.33 Centronics interface

PIN No.	Signal	Direction
1	DSTB*	In
2	DATA 1	In
3	DATA 2	In
4	DATA 3	In
5	DATA 4	In
6	DATA 5	In
7	DATA 6	In
8	DATA 7	In
9	DATA 8	In
10	ACKNLG*	Out
11	BUSY	Out
12	PE	Out
13	SLCT	Out
14	AUTO LINE FEED*	In
15	NC	
16	gnd	
17	FG	
18	NC	


PIN No.	Signal	Direction
19	DSTB* - Return	
20	DATA 1- Return	
21	DATA 2- Return	
22	DATA 3- Return	
23	DATA 4- Return	
24	DATA 5- Return	
25	DATA 6- Return	
26	DATA 7- Return	
27	DATA 8- Return	
28	ACKNLG* Return	
29	BUSY - Return	
30	PE - Return	
31	INPRM*	In
32	FAULT*	Out
33	gnd	
34	NC	
35	+5V	
36	SLCT-IN*	In

Notes: 1. The Return signal is always connected to gnd.

2. The level is raised to +5 V at 3.3 k Ω .

- a. DATA 1–8
 - ♦ Used for character codes and image codes.
 - ♦ Loaded to printer upon DSTB* signal.
 - ♦ This signal should not be changed while DSTB* = low.
- b. DSTB*
 - ♦ Used for loading DATA 1–8.
 - ♦ Becomes effective upon busy = low.
 - ♦ Do not send out another DSTB* signal before the output of ACKNLG*.
- c. INPRM*
 - ♦ Used for initializing the printer.
 - ♦ If this signal is received during operation, the printer immediately stops. Initialization is executed when the signal turns from low to high.
- d. ACKNLG*
 - ♦ A response signal for DSTB*.
 - ♦ Do not send out additional DSTB* signals before the output of this signal.
 - ♦ This signal is sent out, irrespective of DSTB* signals, when the printer mode is changed from off-line to on-line, or INPRM* signal is entered.
- e. BUSY
 - ♦ Indicates that the printer is BUSY when this signal is high. No code other than DC 1 will be accepted.
 - ♦ Indicates that the printer is READY when this signal is low. Output of ACKNLG* occurs when changing to low.
 - ♦ The signal changes to high when the printer mode is off-line.
- f. PE
 - ♦ The signal changes to high when out of paper.
 - ♦ The signal always changes to low when the paper select switch is set to CUT SHEET.
- g. SLCT
 - ♦ Indicates the select mode when this signal is high.
- h. FAULT*
 - ♦ The signal changes to low when:
 - 1) Detecting no-paper error.
 - 2) Printer is off-line.
- i. AUTO LINE FEED*
 - ♦ When this signal is low, the printer will feed a line and return the carriage to the home position code.
- j. SLCT-IN*
 - ♦ The printer switches to the select mode when this signal is low.

Figure 8.34
Timing of data
exchange across
Centronics
interface



Active-high output control lines BUSY, PE (printer error), and SLCT (select) reflect the printer's *status*. When asserted, SLCT indicates that the printer is on-line, PE indicates that the printer is not operating correctly (e.g., because it has run out of paper), and BUSY indicates that the printer is busy. When the printer cannot accept further data, BUSY is asserted by the printer following a DSTB* pulse from the interface.

Figure 8.35 shows a possible interface implemented by a 68230 PI/T. Side A peripheral lines PA0–PA7 provide a data interface to the printer after suitable buffering by a 74LS244 octal buffer. The 74LS244 is capable of driving a length of ribbon cable and isolates the PI/T from direct contact with the printer. PI/T Control lines H1 and H2 are connected to the printer handshake signals ACKNLG* and DSTB*, respectively, after buffering. The three status lines from the printer, BUSY, PE, and SLCT, are connected to the PI/T's PA7, PC0, and PC1 pins, respectively. Note that since PA7 is not required as a data bus output, there is no reason why we cannot take advantage of the PI/T's ability to support both input and output lines and use PA7 as a control input (i.e., by connecting it to BUSY).


In this example, the PI/T's port A is configured as a double-buffered, unidirectional output port. Bit PA7 is configured as an unbuffered input to enable the host processor to sample the state of the printer's BUSY output can be at any time. The PI/T does not make use of port B and its associated control lines H3 and H4.

Since the Centronics interface requires a 100-ns minimum pulse on its DSTB* input, we can make good use of the PI/T's *pulsed handshake mode* in which H2 is asserted for four clock cycles (i.e., 4×500 ns or $2 \mu\text{s}$ at a clock frequency of 8 MHz) to provide DSTB*. The printer responds to the DSTB* pulse by asserting ACKNLG* for $4 \mu\text{s}$. The PI/T detects DSTB* asserted on its H1 input.

ACKNLG* from the printer is connected to the PI/T's H1 input after inversion by a buffer. A falling edge at the H1 pin indicates to the interface that the printer is ready to receive new data.

The PI/T's double-buffered output mode maximizes throughput, because a new character can be sent to the printer as soon as the ACKNLG* strobe is received. Suppose that

Figure 8.35 Centronics interface implemented by 68230



the PI/T's two buffers contain characters from the host processor. When ACKNLG* is detected by an active edge at H1, the next character is transferred to the PI/T's output pins, without the need to get a new character from the processor. At the same time, the PI/T can interrupt the processor to refill its empty buffers.

The software used to control the Centronics interface described by AN-854 consists of three parts: an initialization routine (LPOPEN), a buffer routine (LPWRITE), and a printer interrupt handler (LPINTR). The initialization routine is called once to configure the PI/T's internal registers. The LPWRITE routine is called by the application program and stores the data to be transmitted in a buffer. LPWRITE checks the status of the printer and enables the 68000's interrupt mechanism if the printer is ready for data.

The LPINTR routine performs the actual output operation. After each character has been transferred to the printer, the ACKNLG* strobe received by the PI/T on its H1 line is used to initiate the transfer of a new character to the PI/T's output pins (i.e., double-buffering) and the transfer of a new character into the PI/T from the buffer.

```

*
PIT      EQU      $0C0000      Base address of the PI/T
PGCR     EQU      PIT+1        Port general control register
PSRR     EQU      PIT+3        Port service request register
PADDR    EQU      PIT+5        Port A data direction register
PIVR     EQU      PIT+$B       Port interrupt vector register
PACR     EQU      PIT+$D       Port A control register
PADR     EQU      PIT+$11      Port A data register
PCDR     EQU      PIT+$19      Port C data register
PSR      EQU      PIT+$1B      Port status register
*
*
* LPOPEN  This initialization routine is called to open the printer channel
*          and configures the PI/T before it can be used. Port A is
*          set up to operate in an 8-bit, double-buffered mode, and H2 is
*          programmed to provide a pulsed output handshake. FINFLAG is the
*          "finished" flag and is set to all 1's to denote printing finished
*          (all 0's otherwise).
*
LPOPEN   ST        FINFLAG      FINFLAG = $FF = finished, printer idle
        MOVE.B    #$7F,PADDR    Setup port A for 7-bit output, 1-bit input
        MOVE.B    #$78,PACR     Port A = submode 01, pulsed H2
        MOVE.B    #$10,PGCR     Enable port A, mode 0
        MOVE.B    #$40,PIVR     Load the PI/T's interrupt vector with $40
        MOVE.B    #$18,PSRR     Enable PI/T's interrupt pins
        RTS          Initialization complete - return
*
*
* LPWRITE This is called from a user program via a TRAP instruction (i.e.,
*          this is a trap handler). The byte count is in D0 and A0 points
*          to the buffer that holds the data to be printed. If the
*          printer is on-line, this routine just
*          enables interrupts. On exit, D0 holds the status.
*
LPWRITE  CLR.B     FINFLAG      Reset finished flag to zero
        MOVE.L    D0,BYTECNT    Save user parameter (byte count)

```

(program continued)

```

        MOVE.L  A0,BUFFADDR  Save user parameter (buffer pointer)
        BTST   #0,PCDR       Test PrinterError status on pin PC0
        BEQ.S  PError        IF PE = 0 THEN Printer error
        BTST   #1,PCDR       Test SLCT status on pin PC1 (SLCT = PrinterOnLine)
        BEQ.S  LPWGO         IF SLCT = 0 THEN printer on-line, so continue
*
PError  ST      D0           Set D0 to 1's (to indicate error)
        RTS                    Return following error
*
LPWGO   BSET    #1,PACR      Enable H1S interrupt
LPW1    TST.B   FINFLAG      Wait until FINFLAG = $FF
        BEQ.S  LPW1          ...The PI/T interrupt routine clears FINFLAG...
        CLR.B  D0           Clear returned status - no error
        RTS                    Return
*
*
* LPINTR  Printer interrupt service routine. This gets characters from the
*         buffer and sends them to the PI/T. When the printing is complete,
*         the interrupts are disabled
*
LPINTR  MOVE.L  A0,-(SP)      Save current A0 on stack
        MOVEA.L BUFFADDR,A0  Get address of printer buffer
        TST.L  BYTECNT       Examine byte count
        BEQ.S  EMPTY        IF zero THEN all done
PRINT   MOVE.B  (A0)+,PADR    Send a character to the printer
        SUBQ.L  #1,BYTECNT    One less character to be printed
        BEQ.S  EMPTY        IF count zero THEN stop printing
        BTST   #0,PSR        See if room in PI/T for another character
        BNE.S  PRINT         IF room THEN print again
        BRA.S  NOTRDY        ELSE printer PI/T not ready
EMPTY   BCLR    #1,PACR      Disable H1S interrupts
        ST      FINFLAG      Set finished status
NOTRDY  MOVE.L  A0,BUFFADDR  Save buffer address
        MOVE.L  (SP)+,A0     Restore original A0 from stack
        RTE                    Return from interrupt
*
*
BUFFADDR DC.L   1           Space for buffer pointer
BYTECNT  DC.L   1           Space for byte counter
FINFLAG  DC.B   1           Space for finish flag
*
        END

```

Using C to Access the PI/T Consider the following fragment of C used to access a memory-mapped PI/T at location \$0C 0000.

```

#define PADDR 4           /* offset for port A data direction register */
#define PACR 12          /* offset for port A control register */

int *P_PIT;
p_PIT = (char *)0xC0000; /* Set pointer to address of PI/T */
*p_PIT = 0;              /* Load port general control reg with 0 for mode 0 */

```

```
p_PIT[PADDR] = 0xff;      /* Define port A as 8 output bits */
p_PIT[PACR] = 0x80;      /* Set up port A control register */
```

This code sets up port A to operate as an 8-bit output in mode 0, submode 10, with H2 defined as an input bit and H1/H2 interrupts disabled.

Note that in this fragment of C the offsets of registers PADDR and PACR are 4 and 12 rather than 2 and 6, respectively, because the PI/T's registers appear as bytes rather than integers. We create a pointer called `p_PIT` to point to the PI/T at its base address by means of the expression `p_PIT = (char *)0xC0000`. However, by treating `p_PIT` as an *array*, we can access other elements by means of the appropriate offset; for example, the PADDR is loaded with \$FF by means of `p_PIT[PADDR] = 0xff`. Equally, we could have written

```
p_PTM += 2;                /* Move pointer from PI/T base to address of PADDR */
* p_PIT = 0xff;           /* Define port A as 8 output bits */
```

We have added a main function and compiled the above code. The output of a C compiler gives

```
*1  #define PADDR 4
*2  #define PACR 12
*3  void main()
* Variable p_PIT is at -4(A6)
_main
    LINK    A6,#-4
*4  {
*5  char *p_PIT;
*6  p_PIT = (char*) 0xC0000;
    MOVE.L    #786432,-4(A6)
*7  *p_PIT = 0;
    CLR.B     786432
*8  p_PIT[PADDR] = 0xff;
    MOVEA.L   -4(A6),A4
    MOVE.B    #255,4(A4)
*9  p_PIT[PACR] = 0x80;
    MOVEA.L   -4(A6),A4
    MOVE.B    #128,12(A4)
*10 }
    UNLK     A6
    RTS
```

8.4

THE IEEE 488 BUS

We now look at the IEEE 488 bus, a system widely used to connect intelligent instruments to computers. Unlike many backplane buses, the IEEE 488 bus is entirely *processor independent* and is in no way governed by the nature of the microprocessor driving it. We have included this particular bus here because it stands outside the mainstream of computer buses and is really a hybrid bus, falling somewhere between the backplane bus (e.g., VMEbus) to be introduced in Chapter 10 and the general-

purpose interface that is the subject of this chapter. Moreover, the IEEE 488 bus is interesting because it allows us to introduce several important topics: the three-line handshake, bus management lines, the world of international standards, and layered protocols.

The IEEE 488 bus is known by several names: the GPIB (general purpose interface bus), the HPIB (the Hewlett Packard instrument bus), the IEC 625-1 bus, the ANSI MC1-1 bus, the IEEE 488 bus, or, more simply, the IEEE bus. Historically, the IEEE 488 bus dates from 1967 when the Hewlett Packard Company began to look for a standard bus to link together items of control and test instrumentation. The IEEE standard was introduced in 1976 and revised in 1978. Another, and somewhat misleading, name is the *ASCII bus*. The latter name has arisen because information transmitted over the IEEE 488 bus is frequently in the form of ASCII-encoded (i.e., the ISO 7-bit code or the ANSI X3.4-1977 character code) character strings. Throughout this section, the IEEE 488 bus will be referred to as the IEEE bus. Today, the IEEE bus is employed in a wide range of applications and links together processors and peripherals as well as instruments.


The IEEE 488 standard specifies a *minimum capability* for the IEEE bus together with additional facilities. All implementations of the IEEE bus must conform to a minimum specification. Many implementations of the IEEE bus do not include its full range of possible facilities.

The IEEE bus has some of the characteristics of a local area network and was originally intended for applications involving programmable instrumentation or automatic test equipment. Up to 15 devices can be connected to the IEEE bus to enable them to exchange data at no more than 1 Mbyte/s over a maximum transmission path of 20 m or 2 m per device. Figure 8.36 illustrates a possible configuration of the IEEE bus in which one device acts as a *controller*, one as a *talker*, and one as a *listener*. A talker (transmitter) is a device that can put data on the bus; a listener (receiver) can receive data from the bus, and the controller manages the bus and determines which device may talk and which may listen.

The term *device* refers to the end-user of the IEEE bus (e.g., a programmable voltmeter or a printer). Each of these devices is connected to the bus through a suitable IEEE bus interface. The distinction between *device* and *IEEE bus interface* is important, because some IEEE bus commands act on the device and some on the interface. We discuss the nature of these commands later. Figure 8.37 illustrates the relationship between the IEEE bus, the IEEE bus interface, and the device using the bus.

At any instant only one talker can send messages over the IEEE bus, but several listeners may be receiving messages from the talker. The ability to support a single talker and multiple listeners simultaneously demonstrates a fundamental difference between many backplane buses and the IEEE bus. The former transfers data between a single master and slave, whereas the latter can transfer data between a master (talker) and several slaves (listeners) in one operation, which is, effectively, a broadcast mode of operation. IEEE bus terminology differs from that associated with backplane buses. Talker, listener, and controller are all defined in the IEEE 488 standard.


Only one controller may be active at any given time, although it is not necessary to have a controller in every implementation of the IEEE 488 bus, as talkers and listeners can be set up manually. Devices can be programmed as permanent talkers or listeners during their manufacture or by means of switches on their panels. It is possible for an active controller to give up control of the bus by permitting another controller to take

Figure 8.36 Structure of the IEEE 488 bus

control. In general, the controller is part of the host computer on which the applications program is being run. Furthermore, this computer invariably has the functions of controller, talker, and listener.

The IEEE bus is composed of 24 lines, of which 16 are dedicated to the transmission of information, and the remaining eight act as ground return wires. Figure 8.36 shows how the 16 information-carrying lines are divided into three groups—the data bus, the


Figure 8.37
Relationship
between IEEE
bus and
interface
devices



data bus control lines, and the bus management lines. The IEEE standard also specifies the type of connector and pin assignments to be used. Figure 8.38 gives the pinout of an IEEE bus connector. Unfortunately the IEEE 488 and IEC 625 standards differ in these aspects. The IEC 625-1 standard specifies a 25-pin D-type connector instead of the 24-pin connector supported by IEEE 488. Even more unfortunately, the 25-pin D-type connector is widely used by the ubiquitous RS-232 signals with, typically, -12 V and $+12\text{ V}$ signal levels. Plugging an IEC 625-1 device into an RS-232 circuit will almost certainly damage the IEEE bus interface. The electrical characteristics of signals on the IEEE bus are formally defined in Figure 8.39.

Overview of the IEEE Bus Signal Lines

Although we look at the IEEE bus line in some detail, you should appreciate that they are usually controlled by special interface chips, and much of the bus's operation is invisible to the user. The function of this section is to explain the basic principles that govern the operation of this bus. Eight data lines, DIO1 to DIO8, transfer data between a talker and one or more listeners, or between the controller and some (or all) of the devices connected to the bus. Information transmitted over the bus falls into one of three categories:


Figure 8.38 IEEE bus mechanical interface

multiline messages involving the transfer of 8 bits of device-dependent (i.e., application level) data on the data bus (DIO1 to DIO8), multiline messages involving the transmission of *control* information from the controller on DIO1 to DIO8, and uniline messages involving a message on one of the bus management lines. The expression *device-dependent* data means that the data is in a format that has a meaning only to the device using the IEEE bus. Note that the data lines of the IEEE bus carry *two* types of information: bus control information and information sent from one bus user to another.

Before continuing, we must make the point that the IEEE bus adopts negative logic so that a logically true signal is electrically low and a false signal is electrically high. We can categorize the IEEE bus's three modes of data transmission as follows:


1. A byte of user data or device-dependent data is called a *multiline message* and is transmitted over the 8-bit data bus, DIO1 to DIO8. The multiline message is a device-dependent message, as it does not directly affect the operation of the IEEE bus itself or the IEEE bus interface, and its meaning depends only on the nature of the devices sending and receiving it.
2. A byte of IEEE bus *interface control information* can be transmitted over the data bus on DIO1 to DIO8. Control information acts on the interfaces in the devices connected to the bus or affects the operation of the devices in some pre-determined fashion. The action of the interface/device control codes is defined in the IEEE 488 standard.
3. A *single bit* of information can be transmitted over one of the five special-purpose bus management lines. Certain bus management lines may be used concurrently with the operations on the data bus.

Information flow on DIO1 to DIO8 is managed by three lines, NRFD, DAV, and NDAC (i.e., *not ready for data*, *data available*, and *not data accepted*). Three control lines are required because all data exchanges between a talker and one or more listeners are *fully interlocked*, enabling data to be transferred at the rate of the slowest device involved in the information exchange. If a talker is sending information to several listeners,

Figure 8.39 Electrical characteristics of IEEE bus signals

1. If $I \leq 0$ mA V shall be < 3.7 V
2. If $I \geq 0$ mA V shall be > 2.5 V
3. If $I \geq -12$ mA V shall be > -1.5 V
4. If $V \leq 0.4$ V I shall be < -1.3 mA
5. If $V \geq 0.4$ V I shall be > -3.2 mA
6. If $V \leq 5.5$ V I shall be < 2.5 mA
7. If $V \geq 5.0$ V I shall be > 0.7 mA

The slope of the dc load corresponds to a load resistance of not more than $3 \text{ k}\Omega$.



the data is transmitted at a rate determined by the slowest listener. In general, the operation of the three data bus control lines is controlled by the bus interfaces in the devices connected to the bus and is entirely transparent to the user. We will describe how these lines function later.

The five bus management lines, IFC, ATN, SRQ, REN, and EOI perform special functions that enhance the operation of the bus. In a minimal implementation of the IEEE 488 bus, only one bus management line (ATN) is absolutely necessary. The functions of the bus management lines are summarized as follows:

ATN (attention) The ATN line distinguishes between two types of message on the eight data lines. When ATN is true (i.e., ATN = logical 1 or electrically low), the information on DIO1 to DIO8 is interpreted as a *control message* from the controller. When ATN is false, (i.e., logical 0 or electrically high) the message is a *device-dependent message* from a talker to one or more listeners. Only the controller can assert the ATN line (or the IFC or REN lines).

IFC (interface clear) The IFC line is used by the controller to place the bus in a known quiescent state and is, in effect, a reset line. Note that IFC resets the IEEE bus *interfaces* but not the *devices* connected to them. After an IFC message has been transmitted by a controller for at least 100 μ s, any talker and all listeners are disabled, and the serial poll mode (if active) is aborted.

SRQ (service request) The SRQ line performs the same role as an interrupt request in a computer and is used by a device to indicate to the controller that it wants attention. The controller must perform a serial poll to identify the device concerned, using a specified protocol.

REN (remote enable) The REN line is used by the controller to select between two alternative sources of device control. When REN is true a device is controlled from the IEEE bus, and when REN is false the device is controlled locally. In general, local control implies that the device is operated manually from its front panel. The REN line allows a device to be *attached* to the IEEE bus or to be *removed* from it. In the world of automated testing, the assertion of REN turns a manually-controlled instrument into one that is remotely controlled.

EOI (end or identify) The EOI line serves two mutually exclusive purposes. The mnemonic for this line is *EOI*, but when its function is described it is frequently written *END* (end) or *IDY* (identify), depending on the operation being carried out. When asserted by a talker, END indicates the end of a sequence of device-dependent messages. That is, when a talker is transmitting a string of device-dependent messages on DIO1 to DIO8, the talker asserts EOI concurrently with the last byte to indicate that it has no more information to transmit. When asserted by the controller in conjunction with the ATN line, the EOI line performs the *identify* (IDY) function and causes a *parallel poll* in which up to eight devices (or groups of devices) may indicate simultaneously whether they require service. The parallel poll is described later.

The IEEE Data Bus

Data transfers on the IEEE data bus, DIO1 to DIO8, are interesting because they involve a *three-line, fully interlocked handshaking procedure*. The three-line handshake can be contrasted with the 68000 microprocessor and VMEbus, which employ two-line data


transfer protocols by means of a data strobe (UDS*/LDS*) and a data acknowledge strobe (DTACK*).

Figure 8.40 illustrates the operation of a three-wire handshake by means of a timing diagram. Another view of the handshaking procedure is given in Figure 8.41 in the form of a *message exchange sequence*. A message exchange sequence diagram is very similar to the protocol flowchart introduced in Chapter 4—that is, each action by the IEEE bus control lines is represented by a message passed between the transmitter and receiver (or vice versa). The message exchange sequence is read from top to bottom, unlike the timing diagram, which is read from left to right.

For purposes of clarity, we have taken a few liberties with the naming and polarity of the signals of the IEEE bus to clarify the following information (since it is instinctively difficult to read complex timing diagrams in which signals are active-low). In Figure 8.40 the signals are all active-high and have the meanings defined below. Once we have sorted out the philosophy of the three-wire handshake, we can look at the details of the IEEE bus itself.

RFD (ready for data) RFD is a new line in the sense that there is no 68000 equivalent of RFD (the 68000 uses a two-line handshake). When asserted active-high

Figure 8.40 Three-wire handshake



Point Status of bus

- A. Listener is ready for data.
- B. Talker says, "I have data for you."
- C. Listener accepts data.
- D. Listener says, "I am no longer ready for data—I am digesting the last data you sent me."
- E. Talker says, "I have now removed my data from the bus because you have signaled your acceptance of my data."
- F. Listener says, "I am responding to your last message—I am no longer accepting data."
- G. Listener says, "I am once more ready for data."

by a receiver in Figure 8.41, RFD indicates that the receiver is ready to accept data. When negated, RFD tells the transmitter not to go ahead with a data transfer. Perhaps an alternative way of looking at the RFD signal is to regard it as equivalent to a *Not_busy* signal.


DAV (data available) The DAV output from the transmitter corresponds to the 68000's data strobe, UDS*/LDS*. When asserted, DAV indicates to the receiver that the contents of the data bus are now valid.

DAC (data accepted) DAC is the equivalent of DTACK* in a 68000 system and is a message from the transmitter to the receiver telling the receiver that the data has been received.

Figures 8.40 and 8.41 are largely self-explanatory and require little further elaboration. What is more interesting is answering the question, "What is special about the IEEE bus three-wire handshake, and why does it require three wires?" The answer to this question lies in the IEEE bus's ability to support entirely asynchronous data transfer involving multiple receivers with a spread of characteristics.

Suppose that an IEEE bus talker sends a sequence of bytes over DIO1 to DIO8 to several listeners. The RFD line performs a logical AND function on all RFD outputs from receivers addressed to listen. That is, *all* potential receivers must assert RFD *before* a talker can continue. In IEEE bus terminology, a receiver taking part in a conversation is said to be *addressed to listen*. As long as just one listener is negating RFD, the talker

Figure 8.41 Message exchange sequence for three wire handshake



cannot go ahead. Waiting for the slowest listener to finish is, of course, a very conservative strategy.

When RFD has been asserted by the slowest device taking part in the data transfer (which implies that all devices are now ready), the talker can continue by placing data on DIO1 to DIO8 and asserting its data valid (DAV) output. On receiving DAV, the receivers do two things. They negate RFD to indicate that they are no longer ready, as they must process the data currently being received. They also assert data accepted (DAC) to indicate that they have acknowledged the data. As in the case of RFD, DAC is a logical AND function of the individual DAC outputs. Consequently, the talker does not detect an active transition on its DAC input until the slowest listener has sent an acknowledgment. In other words, a new byte cannot be transmitted until the slowest device has indicated its readiness, and the transmission is not complete until every receiver has sent an acknowledgment.

You might be tempted to think that the IEEE bus belongs to the world of *Alice in Wonderland*. If a slow device is attached to the IEEE bus, the throughput drops to a low level. Haven't the designers heard of buffering? The answer to this question is yes, but at the time the IEEE bus was developed, the microprocessor was in its infancy and intelligent controllers were as rare as a hot English summer. So, instead of placing intelligence in the devices connected to the IEEE bus, the designers forced the IEEE bus itself to accept responsibility for dealing with talkers and listeners of widely varying characteristics. More modern buses, such as Ethernet, have rejected the approach of the IEEE bus and send their data at the highest possible rate. They leave the device receiving the data with the task of buffering it.

Data Transfer and the IEEE Bus

As we have already stated, the actual signals used by the IEEE bus are all active-low, with an electrical high level representing a logical 0 and an electrical low level representing a logical 1. Active-low signal levels make it possible to take advantage of the wired-OR property of the open-collector bus driver (i.e., if any open-collector circuit pulls the line down to ground, the state of the line is a logical one). The definitions of the three signals controlling data movement on the IEEE bus are as follows:

DAV (data valid) When true (i.e., electrically low), DAV indicates to a listener or listeners that data is available on the eight data lines.


NRFD (not ready for data) When true, NRFD indicates that one or more listeners are not ready to accept data.

NDAC (not data accepted) When true, NDAC indicates that one or more listeners have not accepted data.

The timing diagram of a data transfer between a talker and several listeners is given in Figure 8.42. Suppose the bus is initially quiet with no transmitter activity, and that three active receivers are busy and have asserted NRFD to inform the transmitter that they are busy. In this state, the NRFD line will be pulled down by open-collector bus drivers into a logical 1 state (remember that the IEEE bus uses negative logic in which the true state is the electrically low state).

When one of the listeners becomes free, it releases (i.e., negates) its NRFD output. The negation of NRFD by a listener has no effect on the state of the NRFD line, as other listeners are still holding it down. This situation is shown by dotted lines in Figure 8.42. When, at last, all listeners have released their NRFD outputs, the NRFD line rises

Figure 8.42
Data transfer
on the IEEE bus



(electrically) to a logical 0 state (signifying that the listeners are all not *not ready for data*—that is, they are ready for data). Now the talker can go ahead with a data transfer.

The talker places data on DIO1 to DIO8 and asserts DAV after a 2- μ s data-settling time. As soon as the listeners detect a logical one (i.e., low level) on DAV, they assert NRFD to indicate that they are once more busy.

Meanwhile, the listeners clamp their NDAC outputs electrically low (i.e., NDAC asserted) to indicate that they have not accepted data. When a receiver detects that DAC has been asserted, it reads the data off DIO1 to DIO8 and negates its NDAC output. That is, if its *not data accepted* output is false, then it must be signifying data accepted.


Because all listeners must make their NDAC outputs false before the NDAC line can rise to an electrically high state (i.e., logical 0 state), the talker does not receive a composite data-accepted signal until the last listener has released NDAC. The data transfer cycle is terminated by the talker, when it releases DAV and the receivers release NDAC in turn.

An alternative way of looking at the relationship between a talker and listeners is provided by the protocol flowchart of Figure 8.43. Remember that data transfer is invariably handled by a dedicated IEEE interface chip.

Configuring the IEEE Bus

Before the IEEE bus can be used by the devices connected to it, the controller must first assign one device as a talker and one or more devices as listeners. That is, the IEEE bus must be set up or *configured* by the controller. Contrast the IEEE bus philosophy and the 68000 philosophy. Any 68000 in a multiprocessor system can request the bus by asserting BR*. In an IEEE bus system only the controller has the power to manage the bus. The controller communicates with all other devices either by uniline messages (asserting one of the bus management lines), or by multiline messages (asserting ATN and transmitting a message via DIO1 to DIO8). Multiline messages can be further subdivided into those intended for all devices (universal commands) and those intended for specific devices (addressed commands). The format of the multiline messages is given in Table 8.19. Remember that all messages use only 7 bits of an 8-bit byte, enabling 7-bit ISO characters to be assigned to the control messages.

Addressing a Device Three multiline messages are used by the controller to configure talkers and listeners on the bus: MLA (*my listen address*), MTA (*my talk address*), and

Figure 8.43 Protocol flowchart for IEEE bus transaction

Flow diagram outlines sequence of events during transfer of data byte. More than one listener at a time can accept data because of logical-AND connection of NRFD and NDAC lines.

MSA (*my secondary address*). Consider first the action of the MLA command. Before any device may listen to device-dependent traffic on the bus, it must be addressed to listen by the controller. The 31 *my listen address* codes from 00100000 to 00111110 select 31 unique listener addresses. Each listener has its own address, determined either at the time of its manufacture or by manually setting switches, generally located on its rear panel.

By sending a sequence of MLAs, a group of devices can be configured as active listeners. The 32nd listener address, 00111111, has a special function called *unlisten* (UNL). Whenever the UNL command is transmitted by the controller, all active listeners are disabled. By convention, an unlisten command is issued before a string of MLAs and disables any listeners previously configured for some other purpose. Having set up the listeners, the next step is to configure a talker, which is done by transmitting an MTA. There are 31 *my talk address* codes from 01000000 to 01011110. As only one device can be the active talker at any given time, the act of issuing a new MTA has the effect of

Table 8.19
Multiline
messages
(ATN = asserted)

Mnemonic	Message	Class	Binary Code	ASCII
DCL	Device clear	UC	X0010100	DC4
GET	Group execute trigger	AC	X0001000	BS
GTL	Go to local	AC	X0000001	SOH
LLO	Local lock out	UC	X0010001	DCI
MLA	My listen address	AD	X01LLLLL	SP to ?
MTA	My talk address	AD	X10TTTTT	@ to -
MSA	My secondary address	SE	X11SSSSS	' to DEL
PPC	Parallel poll configure	AC	X0000101	ENQ
PPD	Parallel poll disable	SE	X111DDDD	p to DEL
PPE	Parallel poll enable	SE	X110SPPP	' - 0
PPU	Parallel poll unconfigure	UC	X0010101	NAK
SDC	Selected device clear	AC	X0000100	EOT
SPD	Serial poll disable	UC	X0011001	EM
SPE	Serial poll enable	UC	X0011000	CAN
TCT	Take control	AC	X0001001	HT
UNL	Unlisten	AD	X0111111	?
UNT	Untalk	AD	X1011111	-

Notes:

1. X specifies a "don't care" condition. DIO8 of a multiline control message is not defined but is normally sent as zero.
2. Message class UC = universal command and affects all devices, AC = addressed command and affects all currently addressed devices, SE = secondary address and qualifies the previous command, and AD = talk or listen address.
3. TTTTT specifies a 5-bit talk address.
4. LLLLL specifies a 5-bit listen address.
5. SSSSS specifies a 5-bit device-dependent secondary address.
6. SPPP specifies the data line to be used in a parallel poll (PPP), and the sense of the response (S).
7. DDDD specifies "don't care" bits that shall not be decoded by the receiving device. It is recommended that all zeros be sent.
8. The ASCII column indicates the ASCII character or characters corresponding to the message.

automatically disabling the old (if any) talker. The special code 01011111 is called UNT (*untalk*) and deactivates the current talker. Once a talker and one or more listeners have been configured, data can be transmitted from the talker to the listener(s) at the rate of the slowest device taking part in the exchange and without the aid (or intervention) of the controller. The format and interpretation of this data is outside the scope of the IEEE 488-1976 standard but, as we have said, is frequently represented by ISO (ASCII) characters. Note that the controller is acting as an intermediary between talkers and listeners, in contrast with other buses in which potential talkers and listeners are usually autonomous.

Secondary Addresses Any system complying with the IEEE 488 standard must be capable of performing as we have described so far. The IEEE bus standard also specifies other features whose inclusion in devices is optional. Secondary addressing is a good example of an optional feature supported by the bus. As there are 31 unique talker and listener addresses, and no more than 15 devices can be connected to the bus, it might be thought that the addressing range is sufficient. However, an addressing range of 15 is not sufficient in cases where a single device has several internal functions. For example, a printer connected to the bus has one listen address but may have a number of separate functions (self-test, change character font, select alphanumeric or graphic modes, etc.).

When a device may play a multifunction role, each of its particular functions can be associated with a unique secondary address. Thirty-one secondary addresses (MSA) are defined in the range 01100000 to 01111110. The controller must issue an MSA message immediately after the corresponding MTA or MLA. Note that the MSA codes are not unique functions in their own right but serve merely to qualify the previous multiline command. For example, if a printer has an MLA = 5 and is put in an on-line alphanumeric mode by a secondary address, MSA = 3, two consecutive messages, *MLA5*, *MSA3* (i.e., 00100101, 01100011) must be issued by the controller with ATN asserted.

Special Multiline Control Messages Multiline control messages are designed to perform certain functions in a programmable instrumentation environment. The specific action carried out by these commands is device-dependent, and the manufacturer's handbook should be consulted to determine their exact effects. Table 8.19 defines the multiline control codes. Some of their functions are as follows:

DCL (device clear) DCL is a universal command that forces all devices into a predetermined state. In effect, it is a reset command for the devices connected to the bus. It should not be confused with the uniline message *interface clear* (IFC), which resets the IEEE bus and bus interfaces—not the devices themselves.

GET (group execute trigger) GET is an addressed command that causes two or more devices to be triggered or to take some specific action simultaneously. Clearly, in an automated test environment, it would sometimes be rather unwise to activate all items of equipment one by one. The GET command is used after a number of devices have been previously set up by an MLA.

LLO (local lockout) LLO is a universal command that disables all local device controls. That is, it prevents changes in the devices' parameters by accidental changes of their front panel controls. Note that LLO has the effect of canceling the uniline REN message.

SDC (selected device clear) SDC is an addressed command and clears (initializes) selected devices that have already been addressed by the controller. The difference between DCL and SDC is that the former is a global command operating on all devices able to receive a DCL, whereas the latter acts only on devices currently addressed.

TCT (take control) TCT is an addressed command and causes control of the bus to be passed from the current controller to the addressed device.

Serial and Parallel Polling Like many other buses, the IEEE 488 bus provides facilities for devices to request service from controllers (i.e., an interrupt mechanism). The IEEE bus supports two forms of supervisor request—the serial poll and the parallel poll (although the parallel poll cannot strictly be classified as an interrupt).

The Serial Poll A device connected to the bus can request attention by asserting the SRQ (service request) bus management line. The controller detects the service request and may respond by initiating a serial poll. A service request, in IEEE bus terminology, corresponds to an interrupt request in conventional computer terminology. Note that it is also possible to execute a parallel poll (see next subsection) in response to a service request.

As the controller does not know which device initiated the service request, it must poll all devices sequentially. The recommended sequence of actions that should be carried out by the controller in response to a service request is illustrated in Figure 8.44.

Figure 8.44 Executing a serial poll

Pseudocode version

```
Serial-poll
  Unlisten all active listeners with UNL
  Enable serial poll with SPE
  REPEAT
    Transmit a MTA to a device to be polled
    Read the response from the polled device
  UNTIL all devices polled
  Disable serial poll with SPD
  Untalk all devices with UNT
End serial_poll
```

	Step	ATN	Mnemonic	Comments
repeat	1.	1	UNL	Unlisten all currently active listeners
	2.	1	SPE	Serial poll enable (puts all devices into the serial poll mode)
	3.	1	MTA	Transmit a talk address
	:			
end repeat	4.	0	Status byte	Receive a requested service message from the polled device.
	5.	1	SPD	Serial poll disable
	6.	1	UNT	Untalk
	7.			Reconfigure the system as necessary

After the controller has entered the serial poll mode, it transmits successive talk addresses (MTAs) and examines the resulting requested service messages from each of the devices addressed to talk until an affirmative response is obtained. The controller ends the polling sequence by an SPD (serial poll disable) command.

The Parallel Poll A parallel poll is initiated by the controller and normally involves several devices concurrently. The parallel poll is a two-step process. In the first stage, the controller sets up the parallel poll by configuring the devices that are to take part in the poll. In the second stage, the controller initiates the parallel poll, and the configured devices respond. The controller sets up a parallel poll by assigning individual data bus lines to devices (or groups of devices). For example, device 5 may be told to respond to a parallel poll by asserting DIO3. The sequence of messages transmitted by a controller when setting up a device to take part in a parallel poll is defined in Figure 8.45.

The sequence of steps carried out during a parallel poll, steps 1 to 4 in Figure 8.45, is repeated for each device to be configured. The secondary address, parallel poll enable (PPE), following the parallel poll configure has the format 0110SPPP. Three bits, PPP, select one of the eight data lines to be used by the addressed device in the parallel poll. Alternatively, a device may be equipped with switches from which its parallel poll

Figure 8.45 Implementing a parallel poll

Pseudocode version

```
Parallel-poll_configure
    REPEAT
        Send a MLA to a device taking part in the poll
        Send a parallel poll configure, PPC, message
        Send a secondary address to define device's response
        Send unlisten to end the parallel poll configure
    UNTIL all devices configured
End parallel-poll_configure

Parallel-poll_execute
    Assert ATN and IDY concurrently
    Read response on DIO1 to DIO8
End parallel-poll_execute
```

Step	Mnemonic	Comments
1.	MLA	Address the device for which a parallel response coding is to be assigned.
2.	PPC	<i>Parallel poll configure</i> indicates that the following secondary address is to be interpreted as a parallel poll configuration.
3.	PPE	Configure the device. PPE is a secondary address and specifies the required response.
4.	UNL	End the configuration sequence.
⋮		Repeat configuration sequence for each device that is to take part in a poll.
5.	ATN, IDY	ATN and IDY are asserted simultaneously by the device that carried out the parallel poll.

response is configured manually. The S bit determines whether the device responds by asserting the chosen data line ($S = 1$) or by not asserting the data line ($S = 0$). In this way, a number of devices may be assigned the same data line, and if $S = 1$ the data line behaves as the logical OR of their responses. For example, a parallel poll enable code with the format 0110 1010 has the effect of telling the selected device to respond to a parallel poll by asserting DIO3. If a second device is also told to assert DIO3 during a parallel poll, the controller will be able to test both devices simultaneously but will not be able to determine which of them asserted DIO3.

The actual parallel poll is carried out by the controller asserting the ATN and IDY (identify) lines simultaneously. Whenever the IEEE bus is in this state with ATN and IDY asserted, the predetermined devices place their response outputs on the assigned data lines, and the controller then reads the contents of the data bus. A parallel poll can be completed in only a few microseconds, unlike the serial poll.



SUMMARY

This chapter has introduced the interface between a microprocessor and an external device. We have looked at two aspects of interfaces in some detail—the DMA controller and the parallel interface/timer. Such peripherals are complex because of their highly programmable modes of operation and their dependence on the system to which they are connected. However, the peripheral chip has done as much as any other component to make today's low-cost microcomputer a reality. Without serial and parallel interfaces, CRT controllers, and floppy disk controllers, the microcomputer would require large numbers of MSI chips to implement these interfaces.

Most of this chapter is devoted to the 68230 PI/T, one of the most sophisticated parallel ports available. The great advantage of the 68230 is its ability to operate as a 16-bit port or as two independent 8-bit ports. Each of these two modes supports several handshaking procedures and can provide either single or double buffering of data. All these variations mean that the PI/T can easily interface with a very wide range of parallel ports with a minimum of user-supplied hardware and software.

We have concluded this chapter with a description of the IEEE 488 bus that is able to operate at the rate of the slowest device using the bus. This bus performs both data transfer and control operations. Important control operations are carried out by means of special control signals—other control operations are implemented by sending a control message over the bus.



PROBLEMS

1. What are the advantages and disadvantages of memory-mapped input/output?
2. Why does the 68000 have a synchronous interface in addition to its asynchronous interface?
3. What is direct memory access (DMA) and how is it used?
4. Explain the meaning of the following terms:
 - a. Nonbuffered input (or output)
 - b. Single-buffered input (or output)
 - c. Double-buffered input (or output)
 - d. Open-loop data transfer
 - e. Closed-loop data transfer
 - f. Handshaking

5. Design a simple, single-channel DMA controller for the 68000 using SSI and MSI logic. The DMAC has a two-wire interface to the peripheral, consisting of REQ* and ACK*. When REQ* is asserted by a peripheral, the DMAC requests the bus by using its bus arbitration control lines, BR*, BG*, and BGACK*. The DMAC executes a single cycle of DMA at a time. When the transfer is complete, the DMAC asserts ACK* to indicate that it is ready for the next transfer.
6. A printer has an 8-bit parallel Centronics interface that consists of an 8-bit parallel data bus and three control lines. DSTB* is an active-low pulsed data strobe that indicates to the printer that the data on the data bus is valid. BUSY* is an output from the printer that, when high, indicates to the computer that the printer cannot accept data. ACKNGL* is a active-low response from the printer to DSTB* and indicates that the printer has captured the data. Design a suitable interface between a computer and the printer using a 68230 PI/T, and write a program to control the PI/T.
7. Why does the 68230 PI/T have both port A and port B *data* registers and port A and port B *alternate* registers?
8. What is the effect of loading the following data values into the stated registers of a PI/T?

a. \$00 into PADDR (assume mode 0)	b. \$50 into PADDR (assume mode 0)
c. \$FA into PADDR (assume mode 0)	d. \$5A into PADDR (assume mode 3)
e. \$00 into PGCR	f. \$F0 into PGCR
g. \$18 into PSRR	h. \$6E into PACR (assume \$1F in PGCR)
9. Write an initialization routine to set up a 68230 PI/T with port A as an 8-bit double-buffered input port and port B as an 8-bit double-buffered output port. The PI/T is to operate in an interrupt-driven mode, and all control signals are active-low. Port A uses H2 in a fully interlocked handshake mode, and port B uses H4 in a pulsed handshake mode.
10. Write the same initialization routine as in Problem 9 but in C.
11. Initializing a 68230 PI/T is no fun because of its complexity. A better approach is to use a menu-driven initialization program that provides options on the screen and asks the user to select the appropriate options. Write a program in any suitable high-level language that will provide a menu-driven initialization program for the PI/T. The user must be invited to supply options in plain English; for example, "Do you require 8-bit or 16-bit data transfers?"
12. Write a program to set up the PI/T as a real-time clock with a frequency of 50 Hz. Assume that the system clock runs at 10 MHz.
13. If you were asked to design a successor to the 68230 PI/T, what facilities would you include? Assume that the pin count is limited to 64, the number of internal registers is limited to 64, and you can include up to 4 Kbytes of on-chip RAM.
14. What is the difference between
 - a. The IEEE 488 bus and a PI/T parallel interface
 - b. The IEEE 488 bus and a microprocessor interface (e.g., the 68000's asynchronous data transfer bus)
15. What three groups of signals compose the IEEE bus, and what is the difference between these groups?
16. Describe the electrical characteristics of IEEE bus signals.
17. How does the IEEE bus implement an *interrupt* structure?
18. Describe the way in which the IEEE bus can broadcast a message to several receivers, each of which operates at a different rate.
19. In the context of the IEEE bus, what are primary and secondary addresses, and how are they used?

9

THE SERIAL INPUT/OUTPUT INTERFACE

Most general-purpose microcomputers, except some entirely self-contained portable models, use a serial interface to communicate with remote peripherals such as CRT terminals. The serial interface, which moves information from point-to-point 1 bit at a time, is generally preferred to the parallel interface, which is able to move a group of bits simultaneously. This preference is not due to the high performance of a serial data link but to its low cost, simplicity, and ease of use. In this chapter, we first describe how information is transmitted serially and then examine a typical parallel-to-serial and serial-to-parallel chip that forms the interface between a microprocessor and a serial data link.

Serial data links operate in either *asynchronous* or *synchronous* modes, and we have devoted a separate section to each mode. However, we concentrate on asynchronous serial systems and describe two devices used to implement serial interfaces: the 6850 ACIA and the 68681 DUART. We also take a brief look at some of the standards for the transmission of data over a serial link. The chapter includes the description of a serial interface for a 68000-based system.

Figure 9.1 illustrates a serial data link between a computer and a CRT terminal. A CRT terminal requires a *two-way*, or *duplex*, data link, because information from the keyboard is transmitted to the computer and information from the computer is transmitted to the screen. Note that the *transmitted* data from the computer become the *received* data at the CRT terminal. Although this is an elementary and self-evident observation, confusion between the meaning of transmitted and received data is a common source of error in the linking of computers and terminals.

Figure 9.1
Serial data link





Figure 9.2 provides a more detailed arrangement of a serial data link in terms of its functional components. The heart of the data link is the box labeled *serial interface*, which translates data between the form in which it is stored within the computer and the form in which it is transmitted over the data link. The conversion of data between parallel and serial form is carried out by an LSI device called an *asynchronous communications interface adapter*—ACIA.

Figure 9.2
Functional units
of a serial
data link



The line drivers in Figure 9.2 translate the TTL-level signals processed by the ACIA into a suitable form for sending over the transmission path. The transmission path itself is normally a twisted pair of conductors, which accounts for its very low cost. Some systems employ more esoteric transmission paths, such as fiber optics or infrared (IR) links. The connection between the line drivers and transmission path is labeled *plug and socket* in Figure 9.2 to emphasize that such mundane things as plugs become very important if interchangeability is required. International specifications exist for this and for other aspects of the data link.

The two items at the computer end of the data link enclosed in *clouds* in Figure 9.2 represent the software components of the data link. The lower cloud contains the software that directly controls the serial interface itself by performing operations such as transmitting a single character or receiving a character and checking for errors. On top of this software sits the application-level software, which uses the primitive operations executed by the lower-level software to carry out actions such as listing a file on the screen.

Throughout this chapter, the term *character* refers to the unit of information transmitted over a data link, because many data links transmit information in text form.

9.1

ASYNCHRONOUS SERIAL DATA TRANSMISSION


By far the most popular serial interface between a computer and a CRT terminal or modem is the asynchronous serial interface. The *asynchronous* interface is so called because

the transmitted data and received data are not synchronized over any extended period, and therefore no special means of synchronizing the clocks at the transmitter and receiver is necessary. In fact, the asynchronous serial data link is a very old data transmission system whose origin lies in the era of the mechanical teleprinter.


Serial data transmission systems have been around for a long time and are found in the telephone (human speech), Morse code, semaphore, and the smoke signals used by Native Americans. The fundamental problem encountered by all serial data transmission systems is how to split the incoming data stream into individual units (i.e., bits) and how to group these units into characters. For example, the dots and dashes of a Morse-code character are separated by an intersymbol space, whereas the individual characters are separated by an intercharacter space that is three times the duration of an intersymbol space.

Let's examine how the asynchronous serial data link divides the data stream into individual bits and then groups the bits into characters. The key to the operation of this type of link is both simple and ingenious, as Figure 9.3 demonstrates.

Figure 9.3
Format of
asynchronous
serial data



Example: Letter M = ASCII \$4D = 1001101_2 (even parity)



An asynchronous serial data link is said to be *character oriented*, as information is often transmitted as ASCII-encoded characters comprising 7 or 8 information bits plus several control bits. Initially, when no information is being transmitted, the line is in an *idle state*. Traditionally, the idle state is referred to as the *mark level*, which, by convention, corresponds to a logical 1 level.


When the transmitter wishes to send a character, it first puts the line in a *space level* (i.e., the complement of a mark) for one element period. This element is called the *start bit* and has a duration of T seconds. The transmitter then sends the character, 1 bit at a time, by placing each successive bit on the line for a duration of T seconds until all bits have been transmitted. The transmitter calculates a single parity bit and sends it after the data bits—the parity bit is, in fact, optional. Finally, the transmitter sends a *stop bit* at a mark level (i.e., the same level as the idle state) for one or two periods. The stop bit provides

the receiver with a rest period between consecutive characters and is a relic of the days of electromechanical receivers. A stop bit is no longer strictly required and is there for compatibility with older equipment. As the data wordlength may be 7 or 8 bits with odd, even, or no parity bits, plus either 1 or 2 stop bits, there are 12 possible formats for serial data transmission.

At the receiving end of an asynchronous serial data link, the receiver continually monitors the line looking for a start bit. Once the start bit has been detected, the receiver waits until the end of the start bit and then samples the next N bits at their centers, using a clock generated locally by the receiver. As each incoming bit is sampled, it is used to construct a new character. When the received character has been assembled, its parity is calculated and compared with the received parity bit following the character. If they are not equal, a parity error flag is set to indicate a transmission error.

The most critical aspect of *asynchronous* serial transmission is the receiver clock timing. The falling edge of the start bit triggers the receiver's local clock, which samples each incoming bit at its nominal center. Suppose the receiver clock waits $T/2$ seconds from the falling edge of a start bit and samples the incoming data every T seconds thereafter until the stop bit has been sampled (see Figure 9.4). As the receiver's clock is not synchronized with the transmitter clock, the sampling is not exact.

Figure 9.4
Effect of
unsynchronized
transmitter and
receiver clocks



Note: Vertical lines with arrows indicate the points at which the received data is sampled.

Assume that the receiver clock is running slow and the input is sampled every $T + \delta t$ seconds. The first data bit is sampled at $(T + \delta t)/2 + (T + \delta t)$ seconds after the falling edge of the start bit. The stop bit is sampled at time $(T + \delta t)/2 + N(T + \delta t)$, where N is the number of bits in the character following the start bit. The total *accumulated error* in sampling the stop bit is therefore $(T + \delta t)/2 + N(T + \delta t) - (T/2 + NT)$, or $(2N + 1)\delta t/2$ seconds. For correct operation, the stop bit must be sampled within $T/2$ seconds of its center so that

$$\begin{aligned} T/2 &> (2N + 1)\delta t/2 & \text{or} & \delta t/T < 1/(2N + 1) \\ & & \text{or} & \delta t/T < 100/(2N + 1) \text{ as a percentage} \end{aligned}$$

If $N = 9$ for a 7-bit character + parity bit + 1 stop bit, the maximum permissible error is $100/19 = 5$ percent. Fortunately, almost all clocks are now crystal-controlled, and the error between transmitter and receiver clocks is likely to be a tiny fraction of 1 percent.

The most obvious disadvantage of asynchronous data transmission is the need for a start, parity, and stop bit for each transmitted character. If 7-bit characters are used, the overall efficiency is only $7/(7 + 3) \times 100 = 70$ percent. A less obvious disadvantage is due to the *character-oriented* nature of the data link. Transmitting simple ASCII text is not a problem, but it is more difficult to transmit pure binary data. If the data is arranged as 8-bit bytes with all 256 possible values corresponding to valid data elements, it is difficult (but not impossible) to embed control characters (e.g., tape start or stop) within the data stream, because the same character must be used both as pure data (i.e., part of the message) and for control purposes.

If 7-bit characters are used, pure binary data cannot be transmitted in the form of one character per byte. Two characters are needed to record each byte, which is clearly inefficient. We will see later how synchronous serial data links overcome this problem. We have now described how information can be transmitted serially in the form of 7- or 8-bit characters. The next step is to show how these characters are encoded.

The ASCII Code Although computing generally suffers from a lack of standardization, the ASCII code is an exception. Microcomputers often employ the ASCII code to represent information in character form internally and for the exchange of information between themselves and CRT terminals. The ASCII code, or American Standard Code for Information Interchange, is one of several codes used to represent alphanumeric characters. As long ago as the 1920s, the 5-bit Baudot, or Murray, code was designed for the teleprinter—and is still used by the international telex service. As this code provides only 2^5 unique values, one of these 32 possible values functions as a shift key, affecting the meaning of the characters that follow. This technique increases the effective number of characters available.

Table 9.1 The ASCII code

		$b_6b_5b_4$							
		0	1	2	3	4	5	6	7
$b_3b_2b_1b_0$		000	001	010	011	100	101	110	111
0	0000	NUL	DLC	SP	0	@	P	/	p
1	0001	SOH	DC1	!	1	A	Q	a	q
2	0010	STX	DC2	"	2	B	R	b	r
3	0011	ETX	DC3	#	3	C	S	c	s
4	0100	EOT	DC4	\$	4	D	T	d	t
5	0101	ENQ	NAK	%	5	E	U	e	u
6	0110	ACK	SYN	&	6	F	V	f	v
7	0111	BEL	ETB	'	7	G	W	g	w
8	1000	BS	CAN	(8	H	X	h	x
9	1001	HT	EM)	9	I	Y	i	y
A	1010	LT	SUB	*	:	J	Z	j	z
B	1011	VT	ESC	+	;	K	[k	{
C	1100	FF	FS	,	<	L	\	l	
D	1101	CR	GS	-	=	M]	m	}
E	1110	SO	RS	.	>	N	^	n	~
F	1111	SI	VS	/	?	O	_	o	DEL

The ASCII code employs 7 bits to give a total of 128 unique values—sufficient to provide a full 96 character upper- and lowercase printing set, together with 32 characters to control the operation of the data link and the terminal itself. The ASCII code has now been adopted universally and is almost identical to the International Standards Organization's ISO-7 code. Had the ASCII code been developed today, it would almost certainly be an 8-bit code. Unfortunately, the ASCII character set does not include *national* characters such as the German umlaut or the French accents. A modern 16-bit code, called *unicode*, has been devised to handle the characters and symbols of most of the world's languages.

Table 9.1 illustrates the ASCII code. A character's binary value is obtained by reading the three most significant bits at the top of the column in which the character occurs and the four least significant bits from its row. For example, *m* lies in the column headed 110 and the row headed 1101; therefore, the binary code for *m* is 110 1101 (or \$6D in hexadecimal).

9.2

ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER (ACIA)

One of the first single-chip, general-purpose interface devices was the *asynchronous communications interface adapter*, or ACIA, that relieves the system of the tasks involved in converting data between serial and parallel forms. The ACIA contains almost all the logic necessary to provide an asynchronous data link between a computer and an external system.

One of the earliest and still popular ACIAs is the 6850, illustrated in Figure 9.5. We describe the 6850 because it is easier to understand than some of the newer ACIAs and is still found in microcomputers. We will also look at a more contemporary serial interface later—the 68681 DUART. Like any other digital device, the 6850 has a hardware model, a software model, and a functional model. We look at the hardware model first. Figure 9.6 gives the 6850's hardware model and timing diagram. From the designer's point of view, the 6850's hardware can be subdivided into three sections: the CPU side, the transmitter side, and the receiver side.


The 6850 CPU Side

As far as the CPU is concerned, the 6850 behaves like the static read/write memory, whose read and write cycle timing diagrams are given in Figure 9.6. There is, however, one important difference between the 6850 and conventional RAM—accesses to the 6850 are synchronized to an external E clock. In 68000-based systems, the ACIA must use the synchronous bus with control signals E, VPA*, and VMA*.

The ACIA is byte-oriented and can be interfaced to D₀₀ to D₀₇ and strobed by LDS*, or to D₀₈ to D₁₅ and strobed by UDS*. The ACIA uses a single register select line, RS, to determine the internal location (i.e., register) addressed by the processor. Typically, RS is connected to the processor's A₀₁ address output, so that the lower location is selected by address *X* and the upper by address *X* + 2.

The 6850 has *three* chip-select inputs, two of which are active-high and one active-low. You can use the three chip selects to implement partial address decoding without any additional components. Such a spectacular display of overkill comes from the days when address decoders were relatively expensive and memories small. Many designers use only one of the ACIA's chip-selects and permanently enable the other two. This is a

Figure 9.5 Architecture of the 6850 ACIA



pity, as the other two pins could have provided the ACIA with additional features—such as a RESET* input or an on-chip clock.

The 6850 has an interrupt request output, IRQ*, that can be connected to any of the 68000's seven levels of interrupt request input. As the 68000 does not support vectored interrupts, *autovectored interrupts* must be used in the way described in Chapter 6.

Unusually, the 6850 does not have a RESET* input. The ACIA's 24-pin package has insufficient pins to provide a reset, and it was felt that this was the most dispensable function. When power is first applied, part of the ACIA is reset automatically by an internal power-on-reset circuit. You then have to perform a secondary reset by software, as we shall see.

Figure 9.6
Hardware
model of the
ACIA and its
timing diagram





Figure 9.7 describes a simple synchronous bus interface between the ACIA and a 68000. Like other 6800-series peripherals, the 6850's E clock input must be both free-running and synchronized to read/write accesses between the ACIA and the processor. The lower byte of the 68000's data bus is connected to the ACIA's data input/output pins, D₀ to D₇, and locates the ACIA's registers in the lower half of words at odd addresses. Remember that the 68000 address space is arranged so that *lower-order* bits (D₀₀–D₀₇) have *odd* addresses and higher-order bits (D₀₈–D₁₅) have *even* addresses. Whenever the 68000 addresses the ACIA, the address decoder detects the access and forces

Figure 9.7
Interface
between a
6850 ACIA and
a 68000 CPU



SELECT_ACIA* low. This signal drives the 68000's VPA* low via an OR gate to indicate that a synchronous bus cycle is to begin. The CPU then forces VMA* low, and the ACIA is selected by the simultaneous assertion of SELECT_ACIA*, VMA*, and LDS*. During this access, R/W* from the CPU determines the direction of data transfer, and A₀₁ selects one of the ACIA's two *pairs* of internal registers.

Figure 9.7 also describes the ACIA's autovectorized interrupt interface. When the ACIA forces its IRQ* output low, a level-5 interrupt is signaled to the CPU. Assuming this level is enabled, IACK5* from the decoder is ANDed with IRQ* from the ACIA and connected to VPA* via a second OR gate. ANDing IACK5* with IRQ* ensures that VPA* is asserted in an autovectorized interrupt only when the ACIA is requesting an interrupt at the same level as the IACK indicated by the CPU.

Receiver and Transmitter Sides of the ACIA

Peripherals like the 6850 ACIA *isolate* the CPU from the outside world both physically and logically. *Physical isolation* means that the engineer who is connecting a peripheral device to a microprocessor system does not have to worry about the electrical and timing requirements of the CPU itself. All the engineer needs to understand about the ACIA is the nature of its transmitter- and receiver-side interfaces. Similarly, the peripheral *logically isolates* the interface by hiding details of the information transfer. You can transmit a character from an ACIA by executing `MOVE.B D0,ACIA_DATA`, where register D0 contains the character to be transmitted, and `ACIA_DATA` is the address of the ACIA's data register. The actions that serialize the data and append start, parity, and stop bits are carried out invisibly by the ACIA.

Here, we present only the essential details of the ACIA's transmitter and receiver sides, because the way in which they function is described more fully when we come to the logical organization of the 6850. The ACIA's *peripheral-side interface* is divided into two entirely separate groups—the receiver group, which forms the interface between the ACIA and incoming data, and the transmitter group, which forms the interface between the ACIA and the outgoing data. *Incoming* and *outgoing* are specified with respect to the ACIA. The ACIA was designed to interface a computer to the modem used to send data across the public switched telephone network.

Receiver Side Three pins, RxD, RxCLK, and DCD* implement the ACIA's input interface. The RxD (*receiver data input*) pin receives serial data from the data link. The idle (mark) state at this pin is a TTL-high level. Like all the other ACIA inputs and outputs, RxD receives TTL-compatible signals—later we will look at the devices used to translate signals between TTL and data link levels. A receiver clock must be provided at the ACIA's RxCLK (*receiver clock*) input pin at either 1, 16, or 64 times the rate at which bits are received on RxD. Modern ACIAs simplify systems design by providing on-chip receiver and transmitter clocks.

The third component of the receiver group is an active-low DCD* (*data carrier detect*) input. DCD* is used in conjunction with a modem and, when low, indicates to the ACIA that the incoming data is valid. When inactive-high, DCD* indicates that the incoming data might be faulty; for example, DCD* can be negated if the signal strength of the data received at the end of a telephone line drops below a predetermined threshold.

Transmitter Side The ACIA's transmitter side comprises four pins: TxCLK, TxD, RTS*, and CTS*. The *transmitter clock input* (TxCLK) provides a timing signal from which the ACIA derives the timing of the transmitted signal elements. In most applications of the ACIA, the transmitter and receiver clocks are connected together and a common oscillator used for both transmitter and receiver sides of the ACIA. Serial data is transmitted from the TxD (*transmit data*) pin of the ACIA, with a high level representing the idle (mark) state.

An active-low *request-to-send* (RTS*) output indicates that the ACIA is ready to transmit information. This output is set or cleared under software control and can be used to switch on any equipment needed to transmit the serial data over some data link.

An active-low *clear-to-send* (CTS*) input indicates to the transmitter side of ACIA that the external equipment used to transmit the serial data is ready. When negated, this input *inhibits* the transmission of data. CTS* is a modem signal indicating that the transmitter carrier is present and that transmission may go ahead.

Operation of the 6850 ACIA

The 6850's software model has four user-accessible registers as defined in Table 9.2: a transmit data register (TDR), a receive data register (RDR), a system control register (CR), and a system status register (SR). As we described in Chapter 8, the ACIA uses a single register select input together with R/W* to select one of four internal registers. The RDR and SR registers are read-only, and the TDR and CR registers are write-only. Using R/W* in this way is a perfectly logical, indeed an elegant, thing to do. But I don't like it. I am perfectly happy to accept *read-only* registers, but I am suspicious of the *write-only* variety because it is impossible to verify their contents. Suppose a program has a bug because of a faulty write to a write-only register—you can't detect the error by reading back the contents of the register.

Table 9.2 The 6850's register-selection scheme

Address	RS	R/W*	Register Type	Register Function	Mnemonic
00 E001	0	1	Write-only	Control register	CR
00 E001	0	0	Read-only	Status register	SR
00 E003	1	1	Write-only	Transmit data register	TDR
00 E003	1	0	Read-only	Receive data register	RDR

Table 9.2 also gives the address of each register, assuming that the base address of the ACIA is \$00 E001 and that it is selected by LDS*. The purpose of this exercise is twofold: It demonstrates that the address of the *lower-order* byte is *odd*, and that the pairs of read-only and write-only registers are separated by 2 (i.e., \$00 E001 and \$00 E003).

Control Register The ACIA's control register allows you to define its operational characteristics and to select one of several operating modes. You can even change the operating mode dynamically. Table 9.3 shows how the 8 bits of the control register are grouped into four logical fields.

Bits CR0 and CR1 determine the *ratio* between the transmitted or received bit rates and the transmitter and receiver clocks, respectively. The clocks can be configured to operate at the same, 16 times, or 64 times the data rate. Most applications of the 6850 employ a receiver/transmitter clock at 16 times the data rate with CR1 = 0 and CR0 = 1. Setting CR1 and CR2 to 1 is a special case, because it forces a *software reset* that clears all internal status bits with the exception of CTS* and DCD*. A software reset to the 6850 is invariably carried out during the initialization phase of the host processor's reset procedures.

The *word select* field, bits CR2, CR3, and CR4, determines the format of the received or transmitted characters. The eight possible data formats are given in Table 9.3. These 3 bits also control the type of parity (if any) and select the number of stop bits. This

Table 9.3 Structure of the ACIA's control register

Bit	CR7	CR6	CR5	CR4	CR3	CR2	CR1	CR0
Function	Receiver interrupt enable	Transmitter		Word select			Counter division	

CR1	CR0	Division Ratio
0	0	1
0	1	16
1	0	64
1	1	Master reset

			<i>Word Select</i>			
CR4	CR3	CR2	Data Word Length	Parity	Stop Bits	Total Bits
0	0	0	7	Even	2	11
0	0	1	7	Odd	2	11
0	1	0	7	Even	1	10
0	1	1	7	Odd	1	10
1	0	0	8	None	2	11
1	0	1	8	None	1	10
1	1	0	8	Even	1	11
1	1	1	8	Odd	1	11

		<i>Transmitter Control</i>	
CR6	CR5	RTS*	Transmitter Interrupt
0	0	Low (0)	Disabled
0	1	Low (0)	Enabled
1	0	High (1)	Disabled
1	1	Low (0)	Disabled and break

CR7	Receiver Interrupt Enable
0	Receiver may not interrupt
1	Receiver may interrupt

programmability is one of the nice features of a device like the ACIA. A common data format for the transmission of information between a processor and a CRT terminal is start bit + 7 data bits + even parity + 1 stop bit, which corresponds to CR4, CR3, CR2 = 0, 1, 0.

The *transmitter control* field, CR5 and CR6, selects the state of the active-low request-to-send (RTS*) output and determines whether or not the ACIA's transmitter generates an interrupt by asserting its IRQ* output. RTS* is normally asserted active-low whenever the ACIA is transmitting, because RTS* is used to activate equipment connected to the ACIA. The programming of the transmitter interrupt enable, and for that matter the receiver interrupt enable, depends on the nature of the system. If the ACIA is operated in a polled-I/O mode, interrupts are not necessary.

If the transmitter interrupt is enabled, an interrupt is generated by the transmitter whenever the transmit data register (TDR) is empty, signifying the need for new data from the CPU. When the ACIA's clear-to-send input, CTS*, is inactive-high, the TDR empty flag of the status register is held low, inhibiting any transmitter interrupt.

Setting CR6 and CR5 to 1 simultaneously creates a special case. When both of these bits are 1, a *break* is transmitted by the TxD output pin. A break is a condition in which the transmitter output is held at the active level (i.e., space or TTL low level) continuously and may be employed to force an interrupt at the receiver. A break can be detected because the asynchronous serial format precludes the existence of a space level for longer than about 10 bit periods. The term *break* originates from the old current-loop data transmission system when a break was effected by disrupting the flow of current around a loop.

The *receiver interrupt enable* field controls the generation of interrupts by the receiver. When CR7 = 1, receiver interrupts are enabled, and when CR7 = 0, receiver interrupts are disabled. Assuming that CR7 = 1, the receiver asserts the ACIA's IRQ* output when the receiver data register-full (RDRF) bit of the status register is set, indicating the presence of a new data character ready for the CPU to read. Two other circumstances can also generate a receiver interrupt. Both an *overrun* (described later) and a low-to-high transition at the data-carrier-detect (DCD*) input can also cause an interrupt. The latter event signifies a loss of the carrier from a modem. The CR7 bit is a *composite* interrupt enable bit that controls *all* the three sources of receiver interrupt described above. You cannot enable either an interrupt caused by the RDR being full or an interrupt caused by a positive transition at the DCD* pin alone.

Status Register The 8 bits of the read-only status register are depicted in Table 9.4 and serve to indicate the status of both the transmitter and receiver portions of the ACIA at any instant.

SR0—receiver data register full (RDRF) When set, the RDRF bit indicates that the receiver data register (RDR) is *full*, and a new character has been received. If

Table 9.4 Format of the 6850's status register

Bit Function	SR7 IRQ	SR6 PE	SR5 OVRN	SR4 FE	SR3 CTS	SR2 DCD	SR1 TDRE	SR0 RDRF
-----------------	------------	-----------	-------------	-----------	------------	------------	-------------	-------------

the receiver interrupt is enabled by $CR7 = 1$, setting $SR0$ also sets the interrupt status bit $SR7$ (i.e., the IRQ bit). The $RDRF$ bit is cleared either by reading the data in the receiver data register or by carrying out a software reset on the control register. Whenever the data-carrier-detect (DCD^*) input is inactive-high, the $RDRF$ bit remains clamped at 0, indicating the absence of any valid input.

SR1—transmitter data register empty (TDRE) This is the transmitter counterpart of the $RDRF$ bit, $SR0$. A 1 in $SR1$ indicates that the contents of the transmit data register (TDR) have been sent to the transmitter and that the register is now ready to accept new data. $TDRE$ is cleared either by loading the transmit data register or by performing a software reset. If the transmitter interrupt is enabled, a 1 in bit $SR1$ also sets bit $SR7$ of the status word. $SR7$ is a composite interrupt bit because it is also set by an interrupt originating from the receiver side of the ACIA. If the clear-to-send input (CTS^*) is inactive-high, the $TDRE$ bit is held low, indicating that the terminal equipment is not ready for data.

SR2—data carrier detect (DCD^*) This status bit is associated with the receiver side of the ACIA. An inactive-high level at the ACIA's DCD^* input signifies that the incoming serial data is faulty and sets $SR2$. Whenever $SR2$ is set, the $RDRF$ bit, $SR0$, is automatically cleared, as possible erroneous input should not be interpreted as valid data.

When the DCD^* input makes a low-to-high transition, not only is $SR2$ set, but the composite interrupt request bit, $SR7$, is also set if the receiver interrupt is enabled. The $SR2$ bit remains set even if the DCD^* input later returns active-low. This action traps any occurrence of DCD^* high, even if DCD^* goes high only briefly. To clear $SR2$, the CPU must read the contents of the status register and then the contents of the data register.

SR3—clear to send (CTS^*) The CTS^* bit directly reflects the status of the CTS^* input on the ACIA's transmitter side. An active-low level on the CTS^* input indicates that the transmitting device (e.g., modem) is ready to receive serial data from the ACIA. If the CTS^* input is high and the CTS^* status bit set to 1, the transmit data register empty bit, $SR1$, is inhibited (clamped at 0), and no data may be transmitted by the ACIA. Unlike the DCD^* status bit, the value of the CTS^* status bit is determined only by the CTS^* input and is not affected by any software operation on the ACIA.

SR4—framing error (FE) A *framing error* is detected by the absence of a stop bit and indicates a synchronization or timing error, a faulty transmission, or a break condition. The framing error status bit, $SR4$, is set whenever the ACIA determines that a received character is incorrectly framed by a start bit and a stop bit. The framing error status bit is automatically cleared or set during the receiver data transfer time and is present throughout the time that the associated character is available; that is, each character received sets or clears the framing error bit.

SR5—receiver overrun (OVRN) The *receiver overrun* status bit is set when a character is received by the ACIA but is not read by the CPU before a subsequent character is received, overwriting the last character, which is now lost. Consequently, the receiver overrun bit indicates that one or more characters in

the data stream have been lost. The OVRN status bit is set at the midpoint of the last bit of the second character received in succession without a read of the RDR having occurred. Synchronization of the incoming data is not affected by an overrun error—the problem is due to the CPU not having read a character, rather than by any fault in the transmission and reception process. The overrun bit is cleared after reading data from the RDR or by a software reset.

SR6—parity error (PE) The *parity error* status bit, SR6, is set whenever the received parity bit in the current character does not match the parity bit of the character generated locally in the ACIA from the received data bits. Odd or even parity may be selected by writing the appropriate code into bits CR2, CR3, and CR4 of the control register. If no parity is selected, then both the transmitter parity generator and receiver parity checker are disabled. Once a parity error has been detected and the parity error status bit set, SR6 remains set as long as the erroneous data remains in the receiver register.

SR7—interrupt request (IRQ) The interrupt request status bit, SR7, is a composite active-high interrupt request flag, and is set whenever the ACIA wishes to interrupt the CPU, for whatever reason. The IRQ bit is set active-high by any of the following events:

1. Receiver data register full (SR0 set) and receiver interrupt enabled
2. Transmitter data register empty (SR1 set) and transmitter interrupt enabled
3. Data-carrier-detect status bit (SR2) set and receiver interrupt enabled

Whenever SR7 is active-high, the ACIA's active-low, open-drain IRQ* output is pulled low. The IRQ bit is cleared by a read from the RDR, by a write to the TDR, or by a software master reset.

Using the 6850 ACIA


The most daunting aspect of microprocessor interface chips is their sheer complexity. Often this complexity is more imaginary than real, because such peripherals are usually operated in only one of the many different modes that are software selectable. We now demonstrate how easy it is to use the ACIA in a basic mode (see Figure 9.8). Only its serial data input (RxD) and output (TxD) are connected to an external system. The request to send (RTS*) output is left unconnected and clear to send (CTS*) and data carrier (DCD*) are both strapped to ground at the ACIA.

In a minimal system without interrupts, bits 2–7 of the status register can be ignored and the ACIA's error-detecting facilities thrown away. The software necessary to drive the ACIA in this mode consists of three subroutines: an *initialization*, an *input*, and an *output* routine:

ACIAC	EQU	\$E0001	Address of control/status register
ACIAD	EQU	ACIAC+2	Address of data register
RDRF	EQU	0	Receiver data register full
TDRE	EQU	1	Transmitter data register empty
INITIALIZE	MOVE.B	##00000011,ACIAC	Reset the ACIA
	MOVE.B	##00011001,ACIAC	Setup control word-disable interrupts,
	RTS		8 data bits, even parity

(program continued)

Figure 9.8
Minimal serial
interface using
the 6850 ACIA



INPUT	BTST.B	#RDRF,ACIAC	Test receiver status
	BEQ	INPUT	Poll until receiver has data
	MOVE.B	ACIAD,D0	Put data in D0
	RTS		
OUTPUT	BTST.B	#TDRE,ACIAC	Test transmitter status
	BEQ	OUTPUT	Poll until transmitter ready for data
	MOVE.B	D0,ACIAD	Transmit the data
	RTS		

The **INITIALIZE** routine is called once before either input or output is carried out to execute a software reset and to configure the ACIA's control register. The control word %00011001 (see Table 9.3) defines an 8-bit word with even parity and a clock rate (TxCLK, RxCLK) 16 times the data rate of the transmitted and received data.


The **INPUT** and **OUTPUT** routines are both entirely straightforward. Each routine tests the appropriate status bit and then reads data from or writes data to the ACIA's data register.

Interrupt-driven I/O eliminates the time-wasting polling routines required by programmed I/O. We can operate the ACIA in a simple interrupt-driven mode by connecting its IRQ* output to one of the 68000's seven interrupt request inputs and supplying the CPU with VPA* during an interrupt acknowledge cycle. Both transmitter and receiver interrupts are enabled by writing 1, 0, 1 into bits CR7, CR6, CR5 of the status register.

When a transmitter or receiver interrupt is initiated, you still have to examine the RDRE and TDRE bits in the status register to determine whether the ACIA requested the interrupt and to separate transmitter and receiver requests for service.

Figure 9.9 shows how the ACIA can be operated in a more sophisticated mode. You may be tempted to ask, Why bother with a complex operating mode if the 6850 works quite happily in a basic mode? The answer is that the operating mode in Figure 9.9 provides more facilities than the basic mode of Figure 9.8. In Figure 9.9 the ACIA's transmitter can send an RTS* message to the terminal equipment (i.e., modem). The modem can assert CTS* to say, "I am able to receive your data." In the cut-down mode of Figure 9.8, the ACIA simply sends data and hopes for the best.

Figure 9.9
General-purpose serial interface using the 6850 ACIA



The receiver side of the ACIA uses its data carrier detect, DCD*, input to inform the host computer that it is able to receive data. If DCD* is negated, the terminal equipment is unable to send data to the ACIA.

The software necessary to receive data when operating the 6850 in its more sophisticated mode is considerably more complex than that of the previous example. We cannot provide a complete input routine here, as such a routine would include recovery procedures from the errors detected by the 6850 ACIA. These procedures are, of course, dependent on the nature of the system and the protocol used to move data between a transmitter and receiver. However, the following fragment of an input routine gives some idea of how the 6850's status register is used:

ACIAC	EQU	<ACIA address>	
ACIAD	EQU	ACIAC + 2	
RDRF	EQU	0	Receiver_data_register_full
TDRE	EQU	1	Transmitter_data_register_empty
DCD	EQU	2	Data_carrier_detect
CTS	EQU	3	Clear_to_send
FE	EQU	4	Framing_error
OVRN	EQU	5	Over_run
PE	EQU	6	Parity_error


(program continued)

INPUT	MOVE.B ACIAC,D0	REPEAT: Read ACIA status
	BTST #RDRF,D0	Test for new character
	BNE.S ERROR_CHK	IF character received THEN Exit
	BTST #DCD,D0	ELSE test for loss of signal
	BEQ.S INPUT	WHILE DCD is clear
	BRA.S DCD_ERROR	Deal with loss of signal
ERROR_CHK	BTST #FE,D0	Exit: Test for framing error
	BNE.S FE_ERROR	If framing error, deal with it
	BTST #OVRN,D0	Test for overrun
	BNE.S OVRN_ERROR	If overrun, deal with it
	BTST #PE,D0	Test for parity error
	BNE.S PE_ERROR	If parity error deal with it
	MOVE.B ACIAD,D0	Load the input into D0
	BRA.S EXIT	
DCD_ERROR		Deal with loss of signal
	BRA.S EXIT	
FE_ERROR		Deal with framing error
	BRA.S EXIT	
OVRN_ERROR		Deal with overrun error
	BRA.S EXIT	
PE_ERROR		Deal with parity error
EXIT	RTS	

A Serial Interface for the 68000

We are now going to examine the serial interface in Motorola's MEX68KECB single-board microcomputer. Figure 9.10 shows how the ECB is arranged with respect to a terminal and a host computer. In a minimal mode, only the terminal interface on port 1 is necessary to permit the user to interact with the ECB and to develop and debug software. The ECB has a parallel printer interface and an audio cassette interface allowing programs and data to be printed and stored on tape, respectively. Unfortunately, the serial interface is rather slow and lacks any file-handling capability.

Figure 9.10
Relationship between the ECB, its console terminal, and a host computer



A 68000 development system can be created by connecting the ECB to a host computer via the ECB's second serial interface, port 2. Following a reset, the ECB communicates with the terminal through port 1. If the command `TM <exit character>` is

entered, the ECB goes into its *transparent* mode. The expression `<exit character>` represents the character that must be entered from the terminal to leave the transparent mode. The default value is control-A (ASCII \$01).

Once the transparent mode has been entered, the terminal is effectively connected to port 2, and the 68000 on the ECB simply monitors the input from the terminal until it encounters the exit character. Therefore, the user can operate the host computer as if the ECB did not exist: For example, in the ECB's transparent mode you can edit a 68000 assembly language program on a PC and then assemble it into 68000 machine code using a cross-assembler. Once this has been done, the exit character is entered and the terminal is once more "connected" to the ECB.

The next step is to transfer the machine-code file on the PC to the memory on the ECB. This step is performed by the *load* command, which moves object data in S-record format from an external device to the 68000's memory on the ECB. The *S-record* format provides a means of representing machine-code in hexadecimal form. The syntax of the load command is

```
LO[port number] [;<options>] [=text]
```

Square brackets enclose options. Port number 2 (the default port number) specifies the host computer. Other options are not of interest here. The `[=text]` field is available only with port 2 and causes the text following the `=` to be sent to port 2 before the loading is carried out, allowing the user to communicate with the host computer. A program in S-record format whose file name is `PROG23.REC` can be downloaded to the 68000's memory space by entering

```
LO2;=TYPE PROG23.REC
```

from the terminal. This command sends the message `TYPE PROG23.REC` to the host computer. The message is interpreted by the operating system as meaning, "List the file named `PROG23.REC`." This file is then transmitted to port 2 and stored in the 68000's memory by its monitor software. When the loading is complete, the program can be executed and debugged using any of the ECB's facilities. Finally, the transparent mode may be entered and the source file, `PROG23.x68`, re-edited on the PC. This process is repeated until the software has been debugged.

Interface between the ACIAs and the 68000 on the ECB Figure 9.11 gives the circuit diagram of the serial interface of port 1 and port 2 on the ECB. This diagram has been slightly simplified and redrawn from that appearing in the ECB user manual. Figure 9.11 includes both the serial interface between the ACIAs and the ports and the interface between the ACIAs and the 68000.

The ACIA's CPU sides are conventional—both are connected directly to the 68000's data bus without additional buffering. Port 1 is connected to `D08–D15` and strobed by `UDS*`, whereas port 2 is connected to `D00–D07` and strobed by `LDS*`. Address line `A01` is connected to each ACIA's register select input, `RS`, and distinguishes between the control/status and data registers.

To simplify address decoding, each of the ACIA's three chip-select inputs are pressed into service: `CS2*` is connected to `UDS*` or `LDS*` to select between the ACIAs, `CS1` is connected to the output of the primary address decoding network `ACIA.CS1`, and `CS0` is connected to `A06` from the CPU. Primary address decoding is performed by IC29a, a 5-input NOR gate and IC30, a three-line-to-eight-line decoder. These two chips decode

A_{16} – A_{23} to produce an active-low signal, $Y1^*$, from IC 30. $Y1^*$ is combined with VMA^* from the 68000 in a NOR gate, IC 33a, to create the active-high $ACIA_CS1$ signal. The ACIAs are not fully address decoded and take up the half of the 64-Kbyte page of memory space from \$01 0000 to \$01 FFFF for which $A_{06} = 1$.

Because the ACIA is interfaced to the 68000's synchronous bus, VPA^* must be asserted whenever an ACIA is accessed. ICs 32a, 34b, and 45c perform this function. Note that VPA^* is also asserted when the $VPAIRQ^*$ input to IC 45c is asserted.

The final aspect of the interface between the ACIA and the CPU to be dealt with is the interrupt-handling hardware. Both ACIAs have independent interrupt request outputs. IRQ^* from port 1 is wired to the level 5 input of a 74LS148 priority-encoder (IC 40), and IRQ^* from port 2 is wired to the level 6 interrupt input.

During an interrupt acknowledge cycle, the output of the four-input AND gate IC 19b goes active-high to generate an $IACK$ signal. When a level 4 to 7 interrupt is acknowledged, A_{03} is high during the $IACK$ cycle. Therefore, by combining A_{03} with $IACK$ in IC 25d, an active-low $VPAIRQ^*$ signal is generated. $VPAIRQ^*$ is fed back to VPA^* via IC 45c, as indicated earlier. This arrangement converts interrupt levels 4 to 7 into auto-vectored interrupts, greatly simplifying the hardware design at the cost of reducing the number of possible interrupt vectors.

Serial Interface Side of the ACIAs IC 14, an MC14411 baud-rate generator, provides the transmitter and receiver clocks of the two ACIAs with a clock at 16 times the baud rate of the transmitted or received signal elements. Jumpers on the ECB must be positioned to select the appropriate clock output from the MC14411 for both ACIAs. If the terminal is to communicate with the host computer, both ACIAs must operate at the same baud-rate.

Little comment need be made about the connection of the ACIA's RS-232C signals to their respective ports (we will have more to say about the RS-232 standard later in this chapter). However, one interesting feature has been added to the ECB. Whenever the RTS^* output of the port 1 (i.e., terminal) ACIA is asserted active-low, both ports 1 and 2 operate independently. Whenever RTS^* from ACIA1 is negated, ICs 6c, 8a, 8d, and 5c route the received data from port 1 to the transmitted data on port 2. Incoming data on port 2 is routed to port 1 via ICs 6b, 8b, 8c, and 7c when RTS^* is negated. Consequently, negating RTS^* connects port 1 to port 2. This is, of course, exactly what happens when the ECB enters its transparent mode.


9.3

THE 68681 DUART

The 6850 ACIA is a first-generation interface designed in the 1970s to work with the 8-bit 6800 microprocessor. Today's designers would implement an asynchronous serial interface with a more modern component like the 68681 DUART (dual universal asynchronous receiver/transmitter). The 68681 DUART performs the same basic functions as a *pair* of 6850s plus a baud-rate generator—Figure 9.12 illustrates its internal organization. Designers prefer to use the DUART for the following reasons:

1. The DUART provides *two* independent asynchronous serial channels and therefore replaces two 6850 ACIAs.
2. The DUART has a 68000-compatible interface. It supports asynchronous data transfers and can supply a vector number during an interrupt acknowledge cycle.

Figure 9.12 The 68681 DUART



3. The DUART has an on-chip *programmable* baud-rate generator, which saves both the cost and board space of a separate baud-rate generator. The DUART's baud-rate generator is programmed by loading an appropriate value into a clock select register. This feature makes it very easy to connect a system with a DUART to a communications system with an unknown baud rate. To change the baud rate of a communication system based on the 6850 you have to alter links on the board, making it tedious to change the baud rate frequently. The DUART can receive and transmit at different baud rates (as can the 6850).
4. The DUART has a *quadruple-buffered* input, which means that up to four characters can be received in a burst before the host processor has to read the input stream. The host computer has to read each character from a 6850 as it is received (otherwise an overrun occurs and characters are lost). Similarly, the DUART has a *double-buffered* output, permitting one character to be transmitted while another is being loaded by the CPU.
5. The DUART has 14 I/O pins (six input, eight output) that can be used as modem-control pins, clock inputs and outputs, or general-purpose input/output pins.
6. The 6850 has just one operating mode. The DUART can support several modes (e.g., a self-test loopback mode).

One way of approaching the DUART is to ignore its sophisticated functions and to treat it as an advanced ACIA. We will do this and describe how the DUART can be interfaced to a 68000 without going into fine detail. In short, we will treat the DUART as a black box. However, we begin by describing its operating modes.

DUART Operating Modes


Apart from providing all the commonly used character formats, the DUART can be programmed to operate in one of five modes (the 6850 operates only in a normal *full-duplex* mode). The modes offered by the DUART are

- Normal (i.e., full-duplex)
- Automatic-echo
- Local-loopback
- Remote-loopback
- Multidrop mode

Figure 9.13 illustrates four operating modes of the DUART. In Figure 9.13(a), the DUART operates in a full-duplex mode with totally independent receiver and transmitter channels. This is the DUART's normal mode and is the same as the operating modes of most other ACIAs.

Automatic-Echo Mode Figure 9.13(b) illustrates the *automatic-echo* mode. Each character received at the RxD terminal from the remote peripheral is automatically re-transmitted on the DUART's TxD terminal back to the peripheral. Automatic echo is necessary when the remote peripheral requires each character to be echoed and you want to avoid software echo by the host microprocessor. The microprocessor-to-receiver communications path is unaffected by this mode. When the DUART is in the automatic-echo mode, data cannot be sent from the host (i.e., local) microprocessor to the 68681 and transmitted via TxD, as this would conflict with its automatic-echo operation.

Figure 9.13
Operating
modes of
the DUART



Other features of the automatic-echo mode are

1. The received data is reclocked before being transmitted on the TxDA output by the DUART's *receiver clock*.
2. The receiver must be enabled, but the transmitter may be inactive. The transmitter's TxRDY and TxEMT status bit are inactive in this mode.
3. The received parity bit is checked by the receiver, but it is not regenerated by the transmitter before retransmission. That is, it is transmitted as received.
4. A received break is echoed by the transmitter.

Local-Loopback Mode In the local-loopback mode (Figure 9.13(c)), the output of the transmitter is internally connected to the input of the receiver so that $RxD = TxD$. In other words, the DUART talks to itself. This mode is, of course, a test mode and is used to verify the operation of the system, as it tests both transmitter and receiver hardware and software. While the DUART is in the local-loopback mode, it is still possible to transmit data to, and to receive data from, the remote peripheral. A simple transmitter/receiver test routine is implemented by means of the following procedure:

```
Self_test_DUART
    Select local-loopback mode
    Error = false
    FOR I = 0 TO 255
        Transmit Test_data[I]
        Receive data
        IF Received-data  $\neq$  Test_data[I]
            THEN Error := true
        ENDIF
    ENDFOR
    Clear local-loopback mode
End self_test_DUART
```

Remote-Loopback Mode The remote-loopback mode (Figure 9.13(d)) causes incoming data on RxD from the remote peripheral to be automatically echoed back to the remote peripheral on TxD , bit by bit. The remote-loopback mode is very similar to the automatic-echo mode described above and differs only in fine detail. Remote-loopback is a diagnostic mode that allows the remote peripheral to test the transmission path. The host microprocessor cannot receive data from the DUART while it is in this mode, but it can transmit data. The features of this mode are identical to the automatic-echo mode with the following exceptions:

1. The received data is not sent to the host microprocessor, and error status conditions are inactive. That is, the data is echoed blindly, as if the local DUART's receiver and transmitter terminals were shorted and the DUART disconnected from these terminals.
2. The receiver must be enabled.

Multidrop Mode In the *multidrop* mode, the DUART operates in a master-slave arrangement in which one DUART (the master station) is able to communicate with up to 256 other DUARTs (the slave stations). The master communicates with a particular slave by uniquely addressing that slave. The multidrop mode can be used to implement a simple local area network.

In order to provide an address and a data transmission facility, the DUART does not use the standard asynchronous character format. Each character transmitted by the master (when the DUART is in its multidrop mode) consists of a start bit, the programmed number of data bits, an *address/data tag bit*, and the programmed number of stop bits. In the multidrop mode, the address/data bit replaces the normal parity bit. If the tag is 1, the received character is interpreted as *data*; if it is 0, the received character is interpreted as an *address*. Because the parity error detecting bit is lost in this mode, it is up to users to

incorporate their own error detecting code in software (e.g., by transmitting a checksum character after each block of data).

In the multidrop mode, the receivers of the slaves may be disabled—they do not interrupt their host microprocessor when data is received. Whenever they receive an address character they *wake up* and interrupt their host microprocessor (if so programmed). The microprocessor reads the address, and, if it is valid for that slave, the receiver is enabled, and the following data characters are read. If the address is not valid, the microprocessor does not enable the slave DUART's receiver, and the DUART continues to monitor the incoming data for another address character.

The DUART's Registers

The DUART has 16 addressable registers, as illustrated in Table 9.5. Some registers are read-only, some write-only, and some read/write. For our current purposes, we concentrate on the DUART's *five* control registers that must be configured before it can be used as a transmitter or receiver. Some of the DUARTs registers are *global* and affect the operation of both serial channels, whereas others are *local* to channel A or channel B. In what follows, we use channel A registers. These five control registers are MR1A (master register 1), MR2A (master register 2), CSRA (clock select register), CRA (command register), and ACR (auxiliary control register).

The DUART's control registers MR1A and MR2A share the same address. After a reset, MR1A is selected at the base address of the DUART. When MR1A is loaded with data by the host processor, MR2A is automatically selected at the same address (you can access MR1A again only by resetting the DUART or by executing a special *select MR1A* command).

Table 9.6 provides a simplified extract from the DUART's data sheet describing the five control registers. Modes of no interest to us here, such as the DUART's parallel I/O port capabilities, have not been included in Table 9.5. The following notes provide sufficient details about the DUART's registers to enable the reader to use it in its basic operating mode.

The *auxiliary control register*, ACR, selects the DUART's clock source (internal or external), selects its baud-rate set (there are two sets—setting ACR7 to 0 selects set 1 and setting ACR7 to 1 selects set 2), and controls certain parallel input pins. For our purposes, ACR can be loaded with \$80 to select baud-rate set 2 and ignored.

The *clock-select registers*, CSRA and CSRB, allow you to select the DUART's baud rate (CSRA selects the channel A baud rate and CSRB the channel B baud rate). Table 9.6 demonstrates that you can select independent baud rates for transmission and reception. The following values are loaded into the clock-select register to select the baud-rates for both transmission and reception:

Value	Baud Rate
44 ₁₆	300
55 ₁₆	600
66 ₁₆	1,200
88 ₁₆	2,400
99 ₁₆	4,800
BB ₁₆	9,600
CC ₁₆	19,200

Table 9.5 DUART's registers

RS4 RS3 RS2 RS1	Read (R/W* = 1)	Write (R/W* = 0)
0 0 0 0	Mode register A (MR1A, MR2A)	Mode register A (MR1A, MR2A)
0 0 0 1	Status register A (SRA)	Clock-select register A (CSRA)
0 0 1 0	Do not access*	Command register A (CRA)
0 0 1 1	Receive buffer A (RBA)	Transmitter buffer A (TBA)
0 1 0 0	Input port change register (IPCR)	Auxiliary control register (ACR)
0 1 0 1	Interrupt status register (ISR)	Interrupt mask register (IMR)
0 1 1 0	Counter mode: current (CUR)	Counter/timer upper register (CTUR)
	MSB of counter	
0 1 1 1	Counter mode: current (CLR)	Counter/timer lower register (CTLR)
	LSB of counter	
1 0 0 0	Mode register B (MR1B, MR2B)	Mode register B (MR1B, MR2B)
1 0 0 1	Status register B (SRB)	Clock-select register B (CSRB)
1 0 1 0	Do not access*	Command register B (CRB)
1 0 1 1	Receive buffer B (RBB)	Transmitter buffer B (TBB)
1 1 0 0	Interrupt-vector register (IVR)	Interrupt-vector register (IVR)
1 1 0 1	Input port (unlatched)	Output port configuration register (OPCR)
1 1 1 0	Start-counter command*	Output port Register (OPR) Bit set command**
1 1 1 1	Stop-counter command*	Output port Register (OPR) Bit reset command**

*This address location is used for factory testing of the DUART and should not be read. Reading this location will result in undesired effects and possible incorrect transmission or reception of characters. Register contents may also be changed.

**Address triggered commands.

Each baud-rate value loaded into a clock-select register consists of two 4-bit values (bits 0 to 3 select the transmitter baud rate, and bits 4 to 7 select the receiver baud rate). For example, the instruction `MOVE.B #$B8, CSRA` selects a receive rate of 9600 baud and a transmit rate of 2400 baud.

The *channel mode control registers* define the DUART's operating mode (MR1A, MR2A for channel A and MR1B, MR2B for channel B). Table 9.6 provides a simplified account of these bits. The channel A mode register 1, MR1A, is accessed at the base address after the DUART has been reset, or after a reset pointer command has been issued. Register MR1A defines the size of channel A's transmitted and received characters, the type of parity in use, the receiver error mode, receiver IRQ* control, and receiver RTS* control. RTS*, *request to send*, performs a flow control function. When asserted by the receiver, RTS* indicates to external equipment that the receiver is in an operational mode. When the receiver negates RTS*, it indicates to the remote transmitter that the receiver is busy. The RTS* output from the receiver is usually connected to the CTS*, *clear to send*, input of the remote transmitter.

The character wordlength is determined by MR1A0 and MR1A1, permitting 5-bit to 8-bit characters. Three bits of MR1A, MR1A2 to MR1A4, control parity and provide enough options to satisfy most designers. Note that *force even/odd parity* means that the parity bit is independent of the character and is forced to a 0 or a 1. The last two parity select options in Table 9.6 refer to the DUART's multidrop mode and configure the transmitter to send address characters or data characters.

Table 9.6
DUART's control
registers

Clock-select register A (CSRA)

Receiver-clock select				Transmitter-clock select			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Baud rate				Baud rate			
Set 1		Set 2		Set 1		Set 2	
ACR bit 7 = 0		ACR bit 7 = 1		ACR bit 7 = 0		ACR bit 7 = 1	
0000	50	75		0000	50	75	
0001	110	110		0001	110	110	
0010	134.5	134.5		0010	134.5	134.5	
0011	200	150		0011	200	150	
0100	300	300		0100	300	300	
0101	600	600		0101	600	600	
0110	1200	1200		0110	1200	1200	
0111	1050	2000		0111	1050	2000	
1000	2400	2400		1000	2400	2400	
1001	4800	4800		1001	4800	4800	
1010	7200	1800		1010	7200	1800	
1011	9600	9600		1011	9600	9600	
1100	38400	19200		1100	38400	19200	

Channel A mode register 1 (MR1A) and channel B mode register 1 (MR1B)

Rx RTS control	Rx IRQ* select	Error mode	Parity mode		Parity type	Bits-per-character	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0 = Disabled 1 = Enabled	0 = RxRDY 1 = FFULL	0 = Char 1 = Block	00 = With parity 01 = Force parity 10 = No parity 11 = Multidrop mode*		With parity 0 = even 1 = odd Force parity 0 = Low 1 = High Multidrop mode 0 = Data 1 = Address	00 = 5 01 = 6 10 = 7 11 = 8	

*The parity bit is used as the address/data bit in multidrop mode.

Channel A command register (CRA) and channel B command register (CRB)

Not used*	Miscellaneous commands			Transmitter commands		Receiver commands	
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
X	000 No command 001 Reset MR pointer to MR1 010 Reset receiver 011 Reset transmitter 100 Reset error status 101 Reset channel's break-change interrupt 110 Start break 111 Stop break			00 No action, stays in present mode 01 Transmitter enabled 10 Transmitter disabled 11 Don't use, indeterminate		00 No action, stays in present mode 01 Receiver enabled 10 Receiver disabled 11 Don't use, indeterminate	

*Bit seven is not used and may be set to either zero or one.

Channel A status register (SRA) and channel B status register (SRB)

Received break	Framing error	Parity error	Overrun error	TxE _{MT}	TxR _{DY}	FFULL	RxR _{DY}
Bit 7*	Bit 6*	Bit 5*	Bit 4*	Bit 3*	Bit 2*	Bit 1*	Bit 0*
0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes	0 = No 1 = Yes

* These status bits are appended to the corresponding data character in the receive FIFO and are valid only when the RxRDY bit is set. A read of the status register provides these bits (seven through five) from the top of the FIFO together with bits four through zero. These bits are cleared by a reset error status command. In character mode, they are discarded when the corresponding data character is read from the FIFO.

Table 9.6
DUART's control
registers,
(Continued)

Auxiliary control register (ACR)

BRG set Select*	Counter/timer mode and source**				Delta*** IP3 IRQ*	Delta*** IP2 IRQ*	Delta*** IP1 IRQ*	Delta*** IP0 IRQ*
Bit 7	Bit 6	Bit 5	Bit 4		Bit 3	Bit 2	Bit 1	Bit 0
0 = Set 1	<div> <div>0 0 0 Counter External (IP2)****</div> <div>0 0 1 Counter TxCA – 1X clock of channel A transmitter</div> <div>0 1 0 Counter TxCB – 1X clock of channel B transmitter</div> <div>0 1 1 Counter Crystal or external clock (X1/CLK) divided by 16</div> <div>1 0 0 Timer External (IP2)****</div> <div>1 0 1 Timer External (IP2) divided by 16****</div> <div>1 1 0 Timer Crystal or external clock (X1/CLK)</div> <div>1 1 1 Timer Crystal or external clock (X1/CLK) divided by 16</div> </div>				0 = Disabled	0 = Disabled	0 = Disabled	0 = Disabled
1 = Set 2					1 = Enabled	1 = Enabled	1 = Enabled	1 = Enabled

* Should only be changed after both channels have been reset and are disabled.

** Should only be altered while the counter/timer is not in use (i.e., stopped if in counter mode, output and/or interrupt masked if in timer mode).

*** Delta is equivalent to change-of-state.

**** In these modes, because IP2 is used for the counter/timer clock input, it is not available for use as the channel B receiver-clock input.

Channel A mode register 2 (MR2A) and channel B mode register 2 (MR2B)

Channel mode		Tx RTS control	CTS enable transmitter	Stop bit length			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0 0 = Normal		0 = disabled	0 = disabled	<div> <div>6–8 bits/character</div> <div>5 bits/character</div> </div>			
0 1 = Automatic echo		1 = enabled	1 = enabled				
1 0 = Local loopback				(0)	0 0 0 0 =	0.563	1.063
1 1 = Remote loopback				(1)	0 0 0 1 =	0.625	1.125
				(2)	0 0 1 0 =	0.688	1.188
				(3)	0 0 1 1 =	0.750	1.250
				(4)	0 1 0 0 =	0.813	1.313
				(5)	0 1 0 1 =	0.875	1.375
				(6)	0 1 1 0 =	0.938	1.438
				(7)	0 1 1 1 =	1.000	1.500
				(8)	1 0 0 0 =	1.563	1.563
				(9)	1 0 0 1 =	1.625	1.625
				(A)	1 0 1 0 =	1.688	1.688
				(B)	1 0 1 1 =	1.750	1.750
				(C)	1 1 0 0 =	1.813	1.813
				(D)	1 1 0 1 =	1.875	1.875
				(E)	1 1 1 0 =	1.938	1.938
				(F)	1 1 1 1 =	2.000	2.000

Note:

If an external 1X clock is used for the transmitter, MR2 bit 3 = 0 selects one stop bit and MR2 bit 3 = 1 selects two stop bits to be transmitted.

MR1A5 determines the way in which the receiver reports errors. When MR1A5 = 0, the receiver error status bits in status register A, SRA, apply only to the character at the top of the FIFO, that is, the next character to be read. When MR1A5 = 1, the error status in SRA applies to all characters that have reached the top of the FIFO since the last reset error command was issued to channel A. This so-called *block mode option* provides advance warning that there is an error in the characters already received and permits the system to ask for retransmission immediately.

MR1A6 controls the way in which the receiver generates interrupts (if it is operating in an interrupt-driven mode). When $MR1A6 = 0$, a receiver interrupt is generated whenever a new character is received (as indicated by the $RxRDY$ status bit in SRA). When $MR1A6 = 1$, an interrupt is generated only when the FIFO is full, allowing the system to operate in a block mode, fetching characters when a batch of four has been assembled.

MR1A7 controls the receiver's request to send ($RTSA^*$) output. One of the output port's pins, $OP0$, can be defined as a channel A request-to-send, $RTSA^*$. When $MR1A7 = 0$, the state of $RTSA^*$ is under programmer control, and $RTSA^*$ is set or cleared by accessing the output port as described later. When $MR1A7 = 1$, $RTSA^*$ is negated upon the detection of a valid start bit if channel A's FIFO is full and indicates to the remote device that channel A can no longer receive data. $RTSA^*$ is reasserted when a position in the FIFO becomes free following a read by the microprocessor.

The *channel A mode control register 2*, $MR2A$, is accessed at the base address after $MR1A$ has been accessed. Further accesses to the same address continue to select $MR2A$. $MR1A$ can be accessed again only by resetting the channel A mode register pointer to point at $MR1A$ by either a hardware reset or by a reset pointer command to the auxiliary control register.

Bits $MR2A0$ to $MR2A3$ provide 16 possible lengths of the stop bit that separates consecutive characters. In most cases, a stop bit of one element duration is suitable.

$MR2A4$ determines the way in which the channel A clear-to-send input ($CTSA^*$) is handled by the transmitter. Parallel port input pin $IP0$ acts as the $CTSA^*$ input if it is so programmed (see later). When $MR2A4$ is zero, the state of the $CTSA^*$ input has no effect on the operation of the transmitter. When $MR2A4 = 1$, the transmitter checks the status of the $CTSA^*$ input before transmitting a character. If $CTSA^*$ is asserted, the character is transmitted. If it is negated, the transmission is delayed until $CTSA^*$ is asserted, which allows the remote device to control the operation of the transmitter. Clearly, the state $CTSA^* = \text{electrical high}$ corresponds to the condition *remote receiver busy*. It should now be clear that connecting the RTS^* output of a receiver to the CTS^* input of a transmitter implements the flow control system we described when we discussed the receiver's RTS^* output. The transmitter sends information as long as RTS^* from the remote receiver is asserted. If the receiver becomes busy, it negates RTS^* and the transmitter is forced to wait.

$MR2A5$ controls the request to send output ($RTSA^*$) from the channel A transmitter. When $MR2A5 = 0$, the $RTSA^*$ output (i.e., $OP0$) is set or cleared under program control by setting or clearing bit $OP0$ of the output port. When $MR2A5 = 1$, $RTSA^*$ is automatically negated after the transmitter has sent its last character and has nothing more to send (because it is waiting for further data from the microprocessor). The automatic negation of $RTSA^*$ can be used to disable the remote receiver at the end of a message. Do not be confused by the two $RTSA^*$ s. The receiver $RTSA^*$ is an output inviting the remote transmitter to go ahead, whereas the transmitter $RTSA^*$ is an output that tells the remote receiver whether it has further data to send.

The two most significant bits of $MR2A$ select channel A's operating mode (i.e. normal, automatic-echo, local-loopback, remote-loopback). In normal full-duplex mode, both $MR2A6$ and $MR2A7$ are 0. Switching between modes should take place when the receiver is disabled.

Before describing other registers of the DUART, it is worthwhile to take a break and show how $MR1A$ and $MR2A$ are programmed. The following fragment of assembly language code demonstrates how $MR1A$ and $MR2A$ might be set up.

DUART	EQU	\$FF0001	Base address of DUART
MR1A	EQU	0	Offset for Channel A Mode Register 1
MR2A	EQU	MR1A	MR2A has the same offset as MR1A
PAR1	EQU	%00100011	8 bits per character, even parity
*			block error mode,
*			no Rx-controlled RTSA* deactivation.
PAR2	EQU	%00010111	One stop bit, enable Tx CTSA* input,
*			disable Tx RTSA* output, normal
*			operating mode.
	LEA	DUART,A0	A0 points at DUART base address
	MOVE.B	#PAR1,MR1A(A0)	Setup MR1A
	MOVE.B	#PAR2,MR2A(A0)	Setup MR2A

The *command registers* (CRA and CRB) permit the programmer to enable and disable a channel's receiver or transmitter, and to issue certain commands to the DUART. The command $CRA(6:4) = 001$ resets the master register pointer to MR1A (since MR2A is automatically selected after MR1A has been loaded). You can load CRA with $0A_{16}$ to disable both channels during its setting up phase and then load it with 05_{16} to enable its transmitter and receiver ports once its other registers have been set up. The full set of commands is

Operation	Action
0. (000)	No command (i.e., no change in operating mode).
1. (001)	Reset mode register pointer The channel A mode register pointer is reset to point at MR1A.
2. (010)	Reset receiver The reset receiver command acts like a hardware reset—the receiver is disabled and the FIFO flushed (i.e., all data lost). The RxRDY and FFULL bits in status register A, SRA, are also cleared. This command is used to force the receiver into a known state.
3. (011)	Reset transmitter The reset transmitter command acts like a hardware reset—the transmitter is immediately disabled and the TxRDY and TxEMT bits in SRA are cleared. All other registers are unaltered.
4. (100)	Reset error status The received break (RB), parity error (PE), framing error (FE), and overrun error (OE) flags in the status register are all cleared by this command.
5. (101)	Reset channel A break change interrupt This command causes the channel A break detect change bit in the interrupt status register, ISR, to be cleared to zero.
6. (110)	Start break The start break command forces the transmitter output, TxDA, into its space state. A break will not be transmitted until any character in the DUART has been sent. Note that the transmitter must be enabled for this command to be accepted.
7. (111)	Stop break The stop break command terminates a break and brings TxDA high (mark) for at least one bit time before the next character is transmitted.

The DUART's *status registers* (SRA and SRB) are very similar to their 6850 counterpart. The major additions are SRA7, which detects that a break has been received; SRA3 (TxEMT), which indicates that the transmitter buffer is empty (i.e., there are no

characters in the DUART's buffer waiting to be transmitted); and SRA1 (FFULL), which indicates that the receiver buffer is full (there are four received characters waiting to be read). You can, of course, forget about these new bits and operate the DUART exactly like the ACIA just by using the TxRDY and RxRDY bits of its status register. The details of the SRA bits are as follows:

- | | |
|--------------------|--|
| SRA0 RxRDYA | The <i>receiver ready</i> bit indicates that a character has been received and is in the FIFO waiting for the microprocessor to read it. It is cleared when there are no more characters in the FIFO to read. |
| SRA1 FFULLA | The <i>FIFO full</i> bit is set when the receiver FIFO is full and is clear when there are one or more free positions in the FIFO. Note that RxRDY is set when there are one or more characters waiting to be read, whereas FFULL is set only when there are four characters waiting to be read. It is reset when the microprocessor reads a character (unless there is already a character waiting in the receiver shift register). |
| SRA2 TxRDYA | This is the transmitter equivalent of RxRDYA. When set, TxRDYA indicates that the transmit-holding register is ready to be loaded with a new character. TxRDYA is cleared when a character is loaded into the transmit-holding register by the microprocessor. It is also cleared when the transmitter is disabled. |
| SRA3 TxEMTA | This is the transmitter equivalent of FFULLA and indicates that both the transmit-holding register and the transmit-shift register are empty. It is cleared when the transmit-holding register is loaded by the microprocessor or when the transmitter is disabled. When TxEMTA is set, the transmitter can be said to be in an underrun condition because there is a gap in the data stream. |
| SRA4 OE | When set, the <i>overflow error</i> bit indicates that one or more characters in the received data stream have been lost because they were overwritten before the microprocessor read them. It is set when the FIFO is full, the receiver shift register contains a character, and a new character is received. The overflow bit is cleared by a reset error status command to the channel A control register. |
| SRA5 PE | The <i>parity error</i> bit is set when the with-parity or force-parity modes have been selected and the received character has incorrect parity. PE is valid only when the RxRDYA bit is set. |
| SRA6 FE | The <i>framing error</i> bit is set when a character is incorrectly framed by a start bit and a stop bit and indicates a transmission error or the transmission of a break. FE is valid only when the RxRDYA bit is set. |
| SRA7 RB | The <i>received break</i> bit is set when the received signal, RxDA, remains at the space level (i.e., break) for the duration of a character. Only a single position in the FIFO is occupied when a break is received. When the RB is set, the channel A change-in-break bit in the interrupt status register (ISR2) is also set. Note that ISR2 is also set at the end of a break condition as well as its beginning. |

Figure 9.14 describes the registers associated with the DUART's sophisticated *interrupt control* and handling facilities. The *interrupt vector register*, IVR, provides a vector number when the DUART generates an interrupt and receives an IACK response from the 68000. If the IVR has not been loaded by the programmer since the last time the DUART was reset, the DUART supplies an uninitialized vector number during an IACK cycle.

Figure 9.14 DUART's interrupt control registers

Interrupt vector register IVR

Interrupt vector bits D7–D0

Interrupt status register ISR

7	6	5	4	3	2	1	0
Input port change	Delta break B	RxRDYB/FFULLB	TxRDYB	Counter/timer	Delta break A	RxRDYA/FFULLA	TxRDYA

Interrupt mask register IMR

7	6	5	4	3	2	1	0
Input port change	Delta break B	RxRDYB/FFULLB	TxRDYB	Counter/timer	Delta break A	RxRDYA/FFULLA	TxRDYA

Note:

RxRDY/FFULL Interrupt if RxRDY bit in status register set

TxRDY Interrupt if TxRDY bit in status register set

Bit 6 of the channel mode register (MR1A6 or MR1B6) determines whether interrupt status register bits ISR1 and ISR5 are set on RxRDY or FFULL. If MR1A6 = 0, ISR1 is set on RxRDY (i.e., at least one character received). If MR1A6 = 1, ISR1 is set on FFULL (i.e., receiver buffer full).

The DUART has two *interrupt control registers* with identical formats, ISR and IMR. ISR is an interrupt *status* register whose bits indicate which of several *interrupt generating* activities have taken place. IMR is an interrupt *mask* register whose bits are set by the programmer to enable an interrupt or are cleared to mask the interrupt. For example, interrupt status register bit ISR0 is set if TxRDYA is asserted to indicate that the channel A transmitter is ready for a character. If the corresponding bit in the interrupt mask register, IMR0, is set to 1, the DUART will generate an interrupt when channel A is ready to transmit a character.

Earlier we said that the DUART has multipurpose I/O pins that can be used as simple I/O pins or to perform special functions. Input pins IP0–IP5 are configured by bits in the CSRA/CSRB and ACR registers. These pins can be programmed to provide inputs for the DUART's timer/counter, its baud-rate generator, and its clear-to-send modem control. When MR2A4 = 1, pin IP0 acts as a channel A active-low clear-to-send input.

Similarly, IP1 can be configured as channel B's CTS* input by setting MR2B4 to 1. If the DUART is programmed to use its CTS* pins (i.e., MR2A4 or MR2B4 = 1), data is not transmitted by the DUART whenever CTS* is high. That is, the remote receiver can negate CTS* to stop the DUART sending further data. Figure 9.15 demonstrates how CTS* is used in conjunction with RTS*. The following fragment of code demonstrates how the DUART is configured to implement flow control:

```
* Set MR2A4 to 1 and MR2A5 to 1 to configure OP0 as RTS output

MOVE.B  #$83,MR1A
MOVE.B  #$27,MR2A
*
* RTS* must be asserted initially manually - after that RTS* is asserted
* automatically whenever the receiver is ready to receive more data.
* Note that the contents of the DUART's output port register are inverted
* before they are fed to the output pins. That is, to assert RTS* low
* it is necessary to load a one into the appropriate bit of the OPR.
*
MOVE.B  #$01,OPR      Set OPR0 to assert RTS*
```

The DUART's 8-bit output port is controlled by an *output port configuration register* (OPCR) and certain bits of the ACR, MR1A, MR2A, MR1B, and MR2B registers. Output bits can be programmed as simple outputs cleared and set under programmer control, timer and clock outputs, and status outputs. Table 9.7 defines some of the output functions that can be selected. Note the difference between the RxRTS* and TxRTS* functions. RxRTS* is used by a receiver to indicate to the remote transmitter that it (the receiver) is able to accept data. RxRTS* is connected to the transmitter's CTS* input to perform flow control (Figure 9.15). The TxRTS* function is used to indicate to a modem that the DUART has further data to transmit.

Figure 9.15
Flow control
and the DUART




Table 9.7
Flow control
function of the
DUART's outputs

Pin	Function	Action
OP0	RxRTSA*	Asserted if channel A Rx is able to receive a character
OP0	TxRTSA*	Negated if channel A Tx has nothing to transmit
OP1	RxRTSB*	Asserted if channel B Rx is able to receive a character
OP1	TxRTSB*	Negated if channel B Tx has nothing to transmit
OP4	RxRDYA	Asserted if channel A Rx has received a character
OP5	RxRDYB	Asserted if channel B Rx has received a character
OP6	TxRDYA	Asserted if channel A Tx ready for data
OP7	TxRDYB	Asserted if channel B Tx ready for data

**Programming
the 68681
DUART**

Once the DUART has been configured, it can be used to transmit and receive characters exactly like the 6850. The following fragment of code provides basic initialization, receive, and transmit routines for the DUART.

```

*          DUART equates
MR1A      EQU      1          Mode register 1
MR2A      EQU      1          Mode register 2 (same address as MR2A)
SRA       EQU      3          Status register
CSRA      EQU      3          Clock select register
CRA       EQU      5          Command register
RBA       EQU      7          Receiver buffer register (data in)
TBA       EQU      7          Transmitter buffer register (data out)
IPCR      EQU      9          Input port change register
ACR       EQU      9          Auxiliary control register
ISR       EQU      11         Interrupt status register
IMR       EQU      11         Interrupt mask register
IVR       EQU      25         Interrupt vector register
RxRDY     EQU      0          Receiver ready bit position
TxRDY     EQU      2          Transmitter ready bit position
*
*          Initialize the DUART
*
INITIAL   LEA        DUART,A0      A0 points at DUART base address
*
*          Note the following three instructions are not necessary
*          after a hardware reset to the DUART. They are included to
*          show how the DUART is reset.
*
MOVE.B    #$30,CRA(A0)      Reset port A transmitter
MOVE.B    #$20,CRA(A0)      Reset port A receiver
MOVE.B    #$10,CRA(A0)      Reset port A MR (mode register) pointer
*
*          Select baud rate, data format, and operating modes by
*          setting up the ACR, MR1, and MR2 registers
*
MOVE.B    #$00,ACR(A0)      Select baud rate set 1
MOVE.B    #$BB,CSRA(A0)     Set both Rx and Tx speeds to 9600 baud
MOVE.B    #$93,MR1A(A0)     Set port A to 8-bits, no parity, 1 stop bit,
                             enable RxRTS output
*

```

(program continued)

```

*      MOVE.B    #$37,MR2A(A0)      Select normal operating mode, enable
*                                     TxRTS, TxCTS, one stop bit
      MOVE.B    #$05,CRA(A0)      Enable port A transmitter and receiver
      RTS

*
*      Input a single character from port A (polled mode) into D2
*
GET_CHAR  MOVE.L    D1,-(SP)          Save working register
          LEA      DUART,A0          A0 points to DUART base address
Input_poll MOVE.B    SRA(A0),D1      Read the port A status register
          BTST    #RxRDY,D1         Test receiver ready status
          BEQ     Input_poll        UNTIL character received
          MOVE.B  RBA(A0),D2        Read the character received by port A
          MOVE.L  (SP)+,D1          Restore working register
          RTS

*
*      Transmit a single character in D0 from Port A (polled mode)
*
PUT_CHAR  MOVE.L    D1,-(SP)          Save working register
          LEA      DUART,A0          A0 points to DUART base address
Output_poll MOVE.B    SRA(A0),D1      Read port A status register
          BTST    #TxRDY,D1         Test transmitter ready status
          BEQ     Output_poll       UNTIL transmitter ready
          MOVE.B  D0,TBA(A0)        Transmit the character from port A
          MOVE.L  (SP)+,D1          Restore working register
          RTS

*

```

In spite of the DUART's complexity, you can see that it may be operated in a simple, non-interrupt-driven, character-by-character input/output mode, exactly like the ACIA, once its registers have been set up. On at least one occasion we have tested software written for a 6850-based system on a board with a DUART by making the following modifications to the 6850's I/O routines:

6850 I/O			DUART I/O		
SETUP	LEA	ACIA,A0	SETUP	LEA	DUART,A0
	MOVE.B	#\$03,(A0)		MOVE.B	#\$13,(A0)
	MOVE.B	#\$15,(A0)		MOVE.B	#\$07,(A0)
	RTS			MOVE.B	#\$BB,2(A0)
				MOVE.B	#\$05,4(A0)
				RTS	
INPUT	LEA	ACIA,A0	INPUT	LEA	DUART,A0
	BTST	#0,0(A0)		BTST	#0,2(A0)
	BEQ	INPUT		BEQ	INPUT
	MOVE.B	2(A0),D0		MOVE.B	6(A0),D0
	RTS			RTS	
OUTPUT	BTST	#1,0(A0)	OUTPUT	BTST	#2,2(A0)
	BEQ	OUTPUT		BEQ	OUTPUT
	MOVE.B	D0,2(A0)		MOVE.B	D0,6(A0)

The interface between a DUART and both a 68000 and two serial data links is illustrated in Figure 9.16. As you can see, the DUART's 68000 interface is entirely conventional and requires no further comment. In this case, the DUART uses its internal baud-rate generator to supply clocks to both serial channels. The baud-rate generator uses a 3.6864-MHz quartz crystal, which is widely available. The serial data links each provide a request to send output and a clear to send input to provide flow control of both transmitted and received data.


Accessing the DUART in C

The following fragment of C code demonstrates how C can be used to write a device driver for the DUART:

```
#define DUART_base 0x80100                                /* Base of I/O port addresses */
#define MR1A (* (char *) (DUART_base + 1))               /* Mode register 1A */
#define MR2A (* (char *) (DUART_base + 1))               /* Mode register 2A */
#define CSRA (* (char *) (DUART_base + 3))               /* Clock select register A */
```

(program continued)

Figure 9.16 Interface between a DUART, a 68000 CPU, and two serial channels



```

#define SRA (* (char *) (DUART_base + 3))      /* Status register A      */
#define CRA (* (char *) (DUART_base + 5))      /* Command register A    */
#define RBRA (* (char *) (DUART_base + 7))     /* Receiver buffer register A */
#define ACR (* (char *) (DUART_base + 9))     /* Auxiliary control register */

#define RxRD 0x01                             /* Receiver ready bit in status register */

void SetUP_DUART(void)
{
    CRA = 0x30; /* Reset Port A transmitter */
    CRA = 0x20; /* Reset Port A receiver */
    CRA = 0x10; /* Reset Port A mode register pointer */
    ACR = 0x00; /* Select baud rate set 1 */
    CSRA = 0xbb; /* Set both Rx and Tx speeds to 9600 baud */
    MR1A = 0x93; /* Port A 8 bits, no parity, 1 stop bit, enable RxRTS output */
    MR2A = 0x37; /* Normal operating mode, enable TxRTS, TxCTS, 1 stop bit */
    CRA = 0x05; /* Enable port A transmitter and receiver */
}

char GetChar(void)
{
    while ((SRA & RxRD) == 0) /* read the status from port A */
        {};
    return RBRA; /* get input when device ready */
}

```

We have added a main function to this code and compiled it to get the following:

```

*1      #define DUART_base 0x80100             /* Base of I/O port addresses*/
*2      #define MR1A (* (char *) (DUART_base + 1)) /* Mode register 1A      */
*3      #define MR2A (* (char *) (DUART_base + 1)) /* Mode register 2A      */
*4      #define CSRA (* (char *) (DUART_base + 3)) /* Clock select register A */
*5      #define SRA (* (char *) (DUART_base + 3)) /* Status register A      */
*6      #define CRA (* (char *) (DUART_base + 5)) /* Command register A     */
*7      #define RBRA (* (char *) (DUART_base + 7)) /* Receiver buffer register A*/
*8      #define ACR (* (char *) (DUART_base + 9)) /* Auxiliary control register*/
*9
*10     #define RxRD 0x01                     /* Receiver ready bit in status register*/
*11
*12
*13     void SetUP_DUART(void)
_SetUP_DUART
*14     {
*15
*16         CRA = 0x30; /* Reset Port A transmitter */
MOVE.B #48,524549
*17         CRA = 0x20; /* Reset Port A receiver */
MOVE.B #32,524549
*18         CRA = 0x10; /* Reset Port A mode register pointer */
MOVE.B #16,524549
*19         ACR = 0x00; /* Select baud rate set 1 */
CLR.B 524553

```

```

*20      CSRA = 0xbb; /* Set both Rx and Tx speeds to 9600 baud      */
      MOVE.B  #187,524547
*21      MR1A = 0x93; /* 8 bits, no parity, 1 stop bit, enable RxRTS */
      MOVE.B  #147,524545
*22      MR2A = 0x37; /* Normal operating mode, enable TxRTS, TxCTS, 1 stop bit */
      MOVE.B  #55,524545
*23      CRA  = 0x05; /* Enable port A transmitter and receiver    */
      MOVE.B  #5,524549
*24
*25
*26      }
      RTS
*27
*28
*29      char GetChar(void)
_GetChar
*30      {
*31          while ((SRA & RxRD) == 0) /* read the status from port A*/
*32              {};
L1
*(see line 31)
      BTST.B  #0,524547
      BEQ.S   L1
*33          return RBRA; /* get input when device ready */
      MOVE.B  524551,D0
*34      }
      RTS
*35
*36      void main (void)
* Variable c is at -1(A6)
_main
      LINK    A6,#-2
*37      {
*38      char c;
*39      c = GetChar();
      JSR      _GetChar
      MOVE.B   D0,-1(A6)
*40      }
      UNLK     A6
      RTS

```

9.4

SYNCHRONOUS SERIAL DATA TRANSMISSION

The type of asynchronous serial data link described in Section 9.1 is widely employed to link relatively slow peripherals such as printers and VDTs with processors. Where information has to be transferred between the individual computers of a network, *synchronous* serial data transmission is a more popular choice. In a synchronous serial data transmission system, the information is transmitted continuously without gaps between adjacent groups of bits. We use the expression *groups of bits* because synchronous

systems transmit entire blocks of pure binary information at a time, rather than transmitting information as a sequence of ASCII-encoded characters. Before continuing, we need to point out that synchronous serial data links are often used in a much more sophisticated way than their asynchronous counterparts, which simply move data between a processor and its peripheral. This section covers only the basic details of a synchronous serial data link.


Two problems face the designer of a synchronous serial system. One is how to divide the incoming data stream into individual bits, and the other is how to divide the data bits into meaningful units.

Bit Synchronization

As synchronous serial data transmission involves very long (effectively infinite) streams of data elements, the clocks at the transmitting and receiving ends of a data link must therefore be permanently synchronized. If a copy of the transmitter's clock were available at the receiver, there would be no difficulty in breaking up the data stream into individual bits. As this arrangement requires an extra transmission path between transmitter and receiver, it is not a popular solution to the problem of bit synchronization.

A better solution is found by encoding the data to be transmitted in such a way that a synchronizing signal is included with the data signal. Here, we do not delve deeply into the ways in which this may be achieved but show one popular arrangement. The basic method of extracting a timing signal from synchronous serial data is illustrated in Figure 9.17. The serial data stream is combined with a clock signal to give the encoded signal, which is actually transmitted over the data link. The encoding algorithm is simple. A logical 1 is represented by a *positive* transition in the center of a bit cell, and a logical 0 by a *negative* transition. This widely used form of encoding is called phase encoding (PE) or Manchester encoding. At the receiver, the incoming data can readily be split into a clock signal and a data signal.

Figure 9.17
Phase-encoded synchronous serial bit stream



Word Synchronization

Having divided the incoming stream into individual data elements (i.e., bits), the next step is to group the bits together into meaningful units. We have called these *words*, although they may vary from 8 bits long to thousands of bits long. At first sight, divid-

ing a continuous stream of bits into individual groups of bits might appear to be a most difficult task. Infactitisquiteaneasytasktoformbitsintowords. Here we have deleted inter-word spacing in my plain text, making it harder, but not impossible, to read. The reader examines the string of letters and looks for recognizable groups corresponding to valid words in English. A similar technique can be applied to continuous streams of binary data. Synchronous serial data links can be divided into two groups: *character oriented* and *bit oriented*. In the former, the data stream is divided up into separate characters, and in the latter it is divided up into much longer blocks of pure binary data.

Character-Oriented Data Transmission In character-oriented data transmission systems, the information to be transmitted is encoded (usually) in the form of ASCII characters. One character-oriented system is called BISYNC or *binary synchronous* data transmission. Consider the four-character string “Alan.” This string would be sent as the following sequence of four 7-bit characters. The individual letters are ASCII-encoded as

$$'A' = \$41, \quad 'l' = \$6C, \quad 'a' = \$61, \quad 'n' = \$6E$$

Putting these together and reading the data stream from left to right with the first bit representing the least significant bit of the ‘A’, we get

1000001001101110000110111011

We need a means of identifying the beginning of a message. Once this has been done, the bits can be divided into characters by arranging them into groups of seven (or eight if a parity bit is used) for the duration of the message.

The ASCII code includes a number of characters specifically designed to control the flow of data over a synchronous serial data link. One such character is SYN (as in *SYN*chronization) whose code is \$16 or 0010110. The SYN character is used to denote the beginning of a message. The receiver reads the incoming bits and looks for the string 0010110, representing a SYN and therefore the start of a message. Unfortunately, such a simple scheme is fatally flawed. The end of one character might be combined with the beginning of the following character to create a false SYN pattern. To avoid this situation, two SYN characters are transmitted sequentially. The receiver reads the first SYN and then looks for the second. If it does not find another SYN, it assumes a false synchronization and continues looking for a valid pair of SYNs.

In addition to the synchronization character, the ASCII code provides other characters, such as STX (*start of text*) to help the user format data into meaningful units. However, character-oriented data transmission systems are not as popular as bit-oriented systems and are therefore not dealt with further here.

Bit-Oriented Data Transmission Although the ASCII code is excellent for representing text, it is ill-fitted to the representation of pure binary data. Pure binary data can be anything from a core dump (a block of memory) to a program in binary form to floating point numbers. When data is represented in character form it is easy to choose one particular character (e.g., SYN) as a special marker. When the data is in a pure binary form, it is apparently impossible to choose any particular data word as a reserved marker or flag. Bit-oriented protocols (BOPs) have been devised to handle this form of data.


A remarkably simple and very elegant technique can be used to solve this problem. The beginning of each new block of data, called a *frame*, is denoted by the special

(i.e., unique) binary sequence 01111110. Whenever the receiver detects this pattern, it knows that it has found the start (or end) of a block of data. This special sequence is called an *opening* or *closing flag*. Of course, we still have the problem of what to do if we wish to send the pattern 01111110 as part of the data stream to be transmitted. Clearly, the sequence cannot be sent in the form it occurs naturally, as the receiver would regard it as an opening or closing flag.

The transmitter avoids the problem of transmitting the data sequence 01111110 by a process called *bit-stuffing*. Whenever the pattern 011111 is detected at the transmitter (i.e., five ones in series), the transmitter says, “If the next two bits are a 1 followed by a 0, a spurious flag will be created.” Therefore, the transmitter inserts (i.e., stuffs) a 0 after the fifth logical 1 in succession in order to avoid the generation of a flag pattern. In this way, a flag can never appear by accident in the transmitted data stream.


At the receiver, the incoming bit stream is examined and opening or closing flags deleted from the data stream. If the sequence 0111110 is found, the 0 following the fifth logical 1 is deleted, as it must have been inserted at the transmitter. In this way, any bit pattern may be presented to the transmitter, as bit stuffing prevents the accidental occurrence of the opening or closing flag. Figure 9.18 illustrates the process of bit-stuffing.

Figure 9.18
Preserving data
transparency
by bit-stuffing




Modern bit-oriented synchronous serial data transmission systems have largely been standardized and use the HDLC data format. HDLC stands for *high-level data link control*. Information is transmitted in the form of packets or frames, each of which is separated by one or two 01111110 flags. The format of a typical HDLC frame is given in Figure 9.19. Following the opening flag is an address field of 8 bits that defines the address of the secondary station (or slave) in situations where a master station may be in communication with several slaves. Providing an address field allows the master to send

Figure 9.19
High-level
data link
control format



a message to one of its slaves without ambiguity. Any slave receiving a message whose address does not match that in the address field of a frame ignores that frame. Figure 9.20 shows the arrangement of a typical master-slave system. Remember that we have already stated that synchronous serial transmission systems are frequently used in more sophisticated ways than their asynchronous counterparts.

Figure 9.20
Master-slave
data
transmission



Following the address field is an 8-bit control field that controls the operation of the data link. The control field permits an orderly exchange of messages and helps to detect and deal with lost messages. All we need say here is that the control field provides the HDLC scheme with very powerful facilities that are almost entirely absent in simple asynchronous serial data links. The control field is followed by an optional data field (information field or I-field) containing the data to be transmitted. This frame is optional because frames may be transmitted purely for control purposes without an I-field. Immediately after the I-field (or control field if the I-field is absent) comes the frame check sequence (FCS), which is a very powerful 16-bit error detecting code that can detect the vast majority of single- or multiple-bit errors in the preceding fields. We cannot go into detail about the theory of the FCS here, but the following notes should help.

The p bits in the packet, or frame, between the opening flag and the FCS itself are regarded as forming the coefficients of a polynomial of degree p . This polynomial is divided by a standard polynomial using modulo two arithmetic to yield a quotient and a 16-bit remainder. The quotient is discarded and the remainder forms the 16-bit FCS. At the receiver, the bits between the opening flag and received FCS are divided by the same generator polynomial to yield a local FCS. If this is the same as the received FCS,

it is assumed that the frame is free from all transmission errors. If they differ, the current frame is rejected.

Following the FCS is a closing flag, 01111110. Some arrangements require a closing flag for the current frame to be followed by an opening flag for the next frame. Other systems use one flag both to close the current frame and to open the next frame.

Clearly, a synchronous system is more efficient than an asynchronous system, because of the absence of start, parity, and stop bits for each transmitted character. However, the real advantage of a synchronous system combined with the HDLC frame structure is its ability to control a data transmission system.

9.5


SERIAL INTERFACE STANDARDS

Because the low-cost serial interface and transmission path is used to connect a wide range of peripherals to computer equipment, it is important to standardize data links so that a peripheral from one manufacturer can be plugged into the serial port of a computer from another manufacturer. The first really universal standard for serial links was published in 1969 by the Electronic Industry Association (EIA) in the United States and is known as RS-232C (recommended standard 232 version C). RS-232C was intended for a specific purpose but has now been adapted by many manufacturers to suit modern data links. The development of such an early standard was good because RS-232C was ready for today's computers. Unfortunately, the RS-232C standard was never designed for today's world.

Serial data can be transmitted from point to point by means of the *public switched telephone network* (PSTN). You cannot connect computers directly to the telephone network, as the former use two-state binary signals to represent data, and the latter transmits only time-varying analog signals. Moreover, the PSTN cannot faithfully transmit signals whose levels change rapidly (for example a zero-to-one transition). Basically, the PSTN transmits signals whose rate of change falls in the range 300–3000 Hz. Since the 1990s the world's telephone networks have been slowly adopting digital standards.

Digital data elements can be sent over the PSTN by first encoding them into analog form at the transmitter and then decoding them back into digital form at the receiver. The encoder is called a *modulator* and the decoder a *demodulator*. Equipment that performs both functions is known as a modulator-demodulator or MODEM. Figure 9.21 illustrates a data link employing three stages: a transmission path between a terminal and a modem, a path between the modem at one point in the PSTN and a modem at another point in the PSTN, and a path between the second modem and a computer. Incidentally, the trans-


Figure 9.21
Role of RS-232C
in computer
communications



mission path linking modems is called a *bandpass channel*, and that linking a modem with digital equipment is called a *baseband channel*. A bandpass channel transmits signals only between two frequencies, whereas a baseband channel transmits signals with frequency components from zero up to some maximum value.

We can construct three types of data link. The *simplex* link permits the transmission of information in one direction only—there is no reverse flow of information. Figure 9.22 illustrates the other two types of data links, which are called *half-duplex* and *full-duplex*. In a half-duplex data link (Figure 9.22(a)), information is transmitted in only one direction at a time (e.g., from A to B or from B to A). Two-way transmission is achieved by *turning around* the channel. For example, the radio in a taxi is part of a half-duplex system. Either the driver speaks to the base station or the base station speaks to the driver. They cannot have a simultaneous two-way conversation. When the driver has finished speaking, he or she says “over” and switches the radio from transmit mode to receive mode. On hearing “over,” the base station is switched from receive mode to transmit mode. In a full-duplex system (Figure 9.22(b)), simultaneous transmission in both directions is possible. The telephone channel is an example of a full-duplex system, because it is possible to both speak and listen at the same time.

Figure 9.22
(a) Half-duplex channel and
(b) full-duplex channel



Early in the development of data transmission systems, RS-232C was created as a standard for the connection between computer equipment and modems. RS-232C specifies the plug and socket at the modem and the digital equipment (i.e., their mechanics), the nature of the transmission path, and the signals required to control the operation of the modem (i.e., the functionality of the data link).

From the point of view of the standard, the modem is known as *data communications equipment* (DCE), and the digital equipment to be connected to the modem is known as *data terminal equipment* (DTE). A corollary is that RS-232C specifies a link between a DTE and a DCE rather than a link between two similar devices. This is important because the RS-232C standard is now largely used to link together two similar pieces of equipment (i.e., both ends are DTEs). We will soon see the significance of this.


Because RS-232C was intended for DTE-DCE links, its functions are very largely those needed to control a modem. Unfortunately, the control functions provided by RS-232C data links are not always suited to, or needed by, links between two DTEs. In practice, this means that a computer manufacturer and a printer manufacturer may both supply equipment sold as *conforming to RS-232C*. Yet each may choose to implement a subset of the many functions provided by RS-232C, as not all the functions are required

by this application. Unfortunately, they may choose slightly different subsets, making it impossible to plug the printer into the computer with a cable and connector conforming to RS-232C.

The Mechanical Interface

Fortunately, the vast majority of equipment suppliers adhere to the mechanical aspects of the RS-232C standard and use the D-type connectors illustrated in Figure 9.23. The connectors are also defined by BS 4505 part 5 and by ISO standard 2110-1972. There are two types of DB-25 connector, male and female. The male connector (DB-25-P) is associated with DTEs, and the female connector (DB-25-S) is associated with DCEs. The pinout of this connector is given in Table 9.8, although it must be appreciated that very few implementations of the RS-232C standard implement the full standard. Note that the D connector is available in 9-, 15-, 25-, 37-, and 50-pin versions, but only the 25-way D connector may be used with RS-232C standard serial data links.

Figure 9.23 D-type connector



RS-232 Electrical Interface

The electrical aspects of RS-232C define the nature of the signals using the data link, the maximum length of the transmission path, and how fast data can be transmitted over it. As in the case of the mechanical interface, the electrical characteristics of RS-232C links are normally complied with by most manufacturers and gross violations of RS-232C signal levels are rare.

Binary information within digital systems is represented by two ranges of voltages. Figure 9.24(a) illustrates the situation for TTL logic. Note that there are different voltage ranges for outputs and for inputs. For example, a TTL output in a logical 1 state is guaranteed (by the manufacturer) to fall within the range 2.8 V to 5 V. A logical input in the range 2.0 V to 5.0 V is guaranteed to be interpreted as a logical 1. Therefore, the worst-case high-level output 2.8 V exceeds the lower level at which a high level will


Table 9.8 Pinout of the RS-232C 25-way D connector

Pin	Name	Function
1	Protective ground	Electrical equipment frame and dc power ground
2	Transmitted data	Serial data generated by the DTE
3	Received data	Serial data generated by the DCE
4	Request to send	When asserted indicates that the DTE is ready to transmit primary data
5	Clear to send	When asserted indicates that the DCE is ready to transmit primary data
6	Data set ready	When asserted indicates that the DCE is not in a test, voice, or dial mode, that all initial handshake, answer tone, and timing delays have expired
7	Signal ground	Common ground reference for all circuits except protective ground
8	Received line signal detector	When asserted indicates that carrier signals are being received from the remote equipment
9	Reserved	
10	Reserved	
11	Unassigned	
12	Secondary received line signal detector	When asserted indicates that the secondary channel data carrier signals are being received from the remote equipment
13	Secondary clear to send	When asserted indicates that the DCE is ready to transmit secondary data
14	Secondary transmitted data	Low-speed secondary data channel generated by the DTE
15	Transmitted signal element timing	The signal on this line provides the DTE with signal element timing information
16	Secondary received data	Low-speed secondary channel data generated by the DCE
17	Receiver signal element timing	The signal on this line provides the DTE with signal element timing information
18	Unassigned	
19	Secondary request to send	When asserted indicates that the DTE is ready to transmit secondary channel data
20	Data terminal ready	When asserted indicates that the data terminal is ready
21	Signal quality detector	When asserted indicates that the received signal is probably error free; when negated indicates that the received signal is probably in error
22	Ring indicator	When asserted indicates that modem has detected a ringing tone on the telephone line
23	Data signal rate detector	Selects between two possible data rates
24	Transmit signal element timing	The signal on this line provides the DCE with signal element timing information
25	Unassigned	


reliably be detected (i.e., 2.0 V) by 0.8 V. This figure is known as the *dc noise immunity* of the system for a logical 1 state and is a measure of the tolerance of the system to noise signals. A worst-case logical 1 output at 2.8 V can have a noise spike of up to -0.8 V added to it and still be reliably interpreted as a logical 1. TTL signals in a logical 0 state have a 0.4 V noise immunity. Within digital systems, noise pulses of 0.4 V or more are rare and this level of guaranteed noise immunity is adequate. However, it is not suitable for signals that travel outside the equipment and that have path lengths greater than a few centimeters.

Figure 9.24(b) shows the signal levels specified for RS-232C circuits. The guaranteed output range for logical 0 signals is $+5$ V to $+15$ V, and for logical 1 signals it is -5 V to -15 V. Similarly, logical 0 signals are guaranteed to be reliably detected if they fall within the range $+3$ V to $+15$ V (logical 0) and -3 V to -15 V (logical 1).

Figure 9.24
Signal levels
in TTL and
RS-232C circuits



(a) Signals in a TTL circuit



(b) Signals in an RS-232C circuit


We can observe three things from Figure 9.24(b). Logical 1 signals are more electrically negative than logical 0 signals. The way in which signal levels are named is purely arbitrary. In the world of data transmission, a logical 0 is also called a *space* and a logical 1 a *mark* for reasons going back to the days of the telegraph. Second, the signal levels are symmetric about 0 V (ground level). Finally, the dc noise immunity of RS-232C signals is 2.0 V for both logical 0 and 1 states, which is five times that of TTL signals. Note that RS-232C uses negative logic for data signals and positive logic for control signals.

The voltage levels chosen for the RS-232C interface permit reliable communication over a maximum specified distance of 15 meters at rates of up to 20,000 bits/second, which was determined by testing ordinary cable with RS-232C signals using worst-case signal values. The maximum cable length is normally limited by its *load capacitance* (typically 150 pF/m).

In practice, an RS-232C system will almost certainly operate over very much greater distances of hundreds or even thousands of meters, because the transmitter will invariably put out a signal of approximately +10 V or -10 V, and the typical receiver will normally detect a signal of greater than about +1.8 V as a logical 0 and a signal of less than +0.8 V as a logical 1. Here we have an interesting situation. Commercially available components sold as conforming to RS-232C allow you to exceed the maximum length of the data link operationally. Equally, such a link can no longer be said to conform to the RS-232C standard. A cautious manufacturer should not sell equipment as being RS-232C compatible if the data link exceeds 15 meters (about 50 feet), even if the manufacturer *knows* that the system will operate over 100 feet. A standard should be observed—it was not created as a guideline.

One of the reasons that the electrical characteristics of the RS-232C standard are complied with by most systems is that they are very conservative by today's standards. Integrated circuits that convert TTL signals into RS-232C format (*line drivers*) and circuits that convert RS-232C signals into TTL format (*line receivers*) are widely available at very low cost—four line drivers or receivers can be put in a 14-pin package. Figure 9.25 shows how such circuits are used, and Table 9.9 gives the basic electrical parameters of the standard.

Figure 9.25
RS-232C
electrical
interface



The circuit of Figure 9.25 uses a *single-ended* bipolar *unterminated* circuit. The circuit is single-ended (i.e., unbalanced) because the signal level to be transmitted is referred to ground and one of the signal-carrying conductors is grounded at both ends of the data link. The circuit is unterminated because there is no requirement in the RS-232C standard to match the characteristic impedance of the receiver to that of the transmission path (see Chapter 10).

A key parameter in Table 9.9 is the receiver maximum input threshold of -3 V to $+3\text{ V}$. A space is guaranteed to be recognized if the input is more positive than

Table 9.9 EIA RS-232C electrical interface characteristics


Characteristics	Value
Operating mode	Single ended
Maximum cable length	15 m
Maximum data rate	20 kilobaud
Driver maximum output voltage (open-circuit)	$-25\text{ V} < V < +25\text{ V}$
Driver minimum output voltage (loaded output)	$-25\text{ V} < V < -5\text{ V}$ or $+5\text{ V} < V < +25\text{ V}$
Driver minimum output resistance (power off)	300 Ω
Driver maximum output current (short-circuit)	500 mA
Maximum driver output slew rate	30 V/ μs
Receiver input resistance	3–7 k Ω
Receiver input voltage	$-25\text{ V} < V_i < +25\text{ V}$
Receiver output state when input open-circuit	Mark (high)
Receiver maximum input threshold	-3 to $+3\text{ V}$

+3 V, and a mark is guaranteed to be recognized if the input is more negative than −3 V. The threshold separating mark and space levels is truly massive. Unless a transmitter can produce a voltage swing at the end of a transmission path of greater than 6 V, the received signal falls outside the minimum requirements of RS-232C. But most real receivers for RS-232C signals have practical input thresholds well below −3 V and +3 V. As we have stated, you can invariably employ much longer transmission paths than the RS-232C standard stipulates.


The Minimal RS-232C Function

The minimum service provided by an RS-232C data link is the point-to-point transmission of data without any associated control functions (Figure 9.26). Information can be transmitted between DTE and DCE (or DTE and DTE) in either half- or full-duplex modes, as Figure 9.26 illustrates.


Figure 9.26
Minimal subset of RS-232C signals




(a) DTE to DCE in simplex mode



(b) DTE to DTE in simplex mode



(c) DTE to DCE in full-duplex mode



(d) DTE to DTE in full-duplex mode

When DTE is connected to DCE (Figures 9.26(a) and 9.26(c)), the corresponding pins of the DTE and DCE are connected together (i.e., pin 2 to pin 2, pin 3 to pin 3), because the data-out pin of the DTE is the corresponding data-in pin of the DCE. When DTE is connected to DTE (Figures 9.26(b) and 9.26(d)), it is necessary to *cross over* pins 2 and 3 as shown.

Basic RS-232C Control Lines

Relatively few data links use the absolute minimum subset of functions described in Figure 9.26. The RS-232C standard describes the following control signals (all of which are asserted by placing them in an electrically high state):

Request to send (RTS) is a signal from the DTE to the DCE. When asserted, RTS indicates to the DCE that the DTE wishes to transmit data to it.

Clear to send (CTS) is a signal from the DCE to the DTE. When asserted, CTS indicates that the DCE is ready to receive data from the DTE.

Data set ready (DSR) is a signal from the DCE to the DTE that indicates the readiness of the DCE. When this signal is asserted, the DCE is able to receive from the DTE. DSR indicates that the DCE (usually a modem) is switched on and is in its normal functioning mode (as opposed to its self-test mode).

Data terminal ready (DTR) is a signal from the DTE to the DCE. When asserted, DTR indicates that the DTE is ready to accept data from the DCE. In systems with a modem, it maintains the connection and keeps the channel open. If DTR is negated, the communication path is broken. Negating DTR is the same as hanging up a phone.


The way in which the RTS and CTS pair of control signals is applied is illustrated by Figures 9.27 and 9.28. In Figure 9.27(a), DTE is connected to DCE without any lines being crossed over. In Figure 9.27(b), DTE is connected to DTE and pins 4 (RTS) and 5 (CTS) are crossed over, because the RTS output of one side of the data link serves as the CTS input at the other side.

Figure 9.28 gives a timing diagram for the *RTS-CTS* handshaking procedure. At point A, RTS is asserted by the DTE, which wishes to send data. At B, the remote DCE (or DTE) asserts CTS, in turn, to indicate that it is ready to receive data. The DTE then begins transmitting data at C. When the DTE has finished transmitting data, it negates RTS (at E), and the DCE responds by negating CTS at F. The delay between A and B is an operational parameter of the DTE-DCE (or DTE-DTE) pair and does not form part of the RS-232C standard.


Sometimes, DTE is connected to a DCE or a DTE, and the RTS/CTS handshaking procedure between the pair is not required (or is not implemented), but the DTE requires a response to the assertion of its RTS output. Figure 9.27(c) shows how this situation can be handled. The RTS output is connected directly to the CTS input at the connector. In this way, the DTE automatically receives a handshake whenever it asserts its RTS output. Of course, in this mode the DTE may “think” that the remote DCE/DTE is ready to receive data when it is not.

The Null Modem


The RS-232C interface was designed to connect computers to modems. However, many of today’s RS-232C circuits involve the connection of a computer (DTE) to a peripheral (DTE), rather than a computer to a modem (DCE).

Figure 9.27 Basic subset of RS-232C control functions

(a) DTE to DCE with remote control



(b) DTE to DTE with remote control



(c) DTE to DTE with local control

The difficulties in connecting DTE to DTE (i.e., the crossed connections) are often overcome by means of the *null modem*, a specially wired cable with DTE connectors at both ends. The appropriate wires are crossed over at one of the connectors, permitting the one DTE to be connected to another. The null modem simulates a DTE–DCE–DCE–DTE circuit. Figure 9.29 illustrates such a null modem.

Figure 9.28
Handshaking
between RTS
and CTS





Figure 9.29
Null modem



The 1987, 1990, and 1991 Revisions of RS-232C

The RS-232C standard was updated in 1987 because it no longer represented current practice. Engineers were using it in ways not anticipated by those who drew up the original standard, and RS-232C was replaced by EIA232D. The new standard is, as we might expect, compatible with the old standard, and only slight modifications have been made in order to match RS-232C more closely to its European equivalents, CCITT V24 and V28, and to take account of actual current practice in linking DCEs to DTEs. Some of the changes to RS-232C are the following:

1. The RS-232C pin 1, a *protective ground*, has been replaced by a *shield*. Pin 1 may be used to connect the screen of an interface cable to the frame of the DTE; that is, pin 1 is connected to the screen at only one end of the data link (this avoids ground-loop problems).
2. EIA232D now specifies the mechanical characteristics of the 25-pin interfaces. The old RS-232C specification only *recommended* the use of 25-pin D connectors in an appendix.
3. Provision for local and remote loopback testing has been made by defining three new signals (on pins 21, 18, and 25 of the D connector). Pin 21 is RL (remote loopback) and is asserted by the DTE to tell the local DCE to instruct the remote DCE to go into its loopback mode, allowing the local DTE to test both DCEs and the channel linking them; that is, the remote DCE at the other end of the data link will return signals received from the local DCE via the communication channel. Since the data is echoed back, it is very easy to test the operation of the data link by comparing the transmitted data with that echoed back. Modern peripherals like the 68681 DUART provide automatic echo modes to facilitate testing. In the old RS-232C standard, pin 21 was a signal quality detector used by the modem to indicate when a signal was of such a poor quality that it was no longer reliable.

Pin 18 in the new EIA232D standard is called LL (local loopback) and acts like pin 21, except that it establishes a loopback path through the local DCE only. Local loopback permits the system to be tested from the local CPU to the local DCE and back.

Pin 25 is called TM (test mode) and is asserted by the DCE to inform the DTE that the DCE is in a test mode because it has received either RL or LL from the local DTE or a message from the remote DCE requesting a test mode.

4. The recommendation that the RS-232C cable length be restricted to no more than 15 m (50 ft) has been removed and EIA232D permits longer transmission paths whose length is determined by the electrical loading on the cable. Not the least of the reasons for including this modification is that many users of the RS-232C standard have been tolerating longer transmission paths than the legal maximum of 15 m.

The RS-232 standard was revised again in 1990 and became the TIA/RS-232E standard. The prefix *TIA* indicates that this standard is the joint work of the EIA and the Telecommunications Industry Association. The differences between the D and E revisions of the RS-232 standard are tiny—however, EIA/TIA-232E limits the maximum cable length to only 3 m (i.e., 10 ft).

A new standard for serial data transmission was introduced by the EIA/TIA in 1991 to account for the radical changes in computer technology. The new standard, EIA/TIA-562, was developed to support physically smaller, faster, and lower power interfaces. In particular, EIA/TIA-562 is aimed at portable equipment and battery-powered systems using 3 V technology. As the same time, EIA/TIA-562 is compatible with the older RS-232 standard. Table 9.10 describes the features of the EIA/TIA-526 standard—details of EIA/TIA-232E are provided for comparison.

Table 9.10
EIA/TIA-562
standard

	EIA/TIA-562	EIA/TIA-232E	Units
Transmitter specifications			
Maximum data rate	64	20	kbits/s
Maximum cable length	Not specified	3	m
Open circuit output voltage	± 13.2	± 15	V
Output voltage at $R_L = 3\text{ k}\Omega$ minimum	± 3.7	± 5	V
Instantaneous V_{high} minimum	3.33	3.0	V
Maximum instantaneous slew rate	30	30	V/ μs
Maximum instantaneous slew rate at $R_L = 3\text{ k}\Omega + 2500\text{-pF}$ and $\pm 3.0\text{-V}$ range	4	Not specified	V/ μs
Maximum transition time at $R_L = 3\text{ k}\Omega + 2500\text{ pF}$	3.2	Not specified	μs
Receiver specifications			
Maximum input voltage	± 25	± 25	V
Threshold voltage (minimum)	3.0	3.0	V
Threshold voltage (maximum)	-3.0	-3.0	V
Input resistance	3 to 7	3 to 7	k Ω

RS-232 Drivers and Receivers


A few years ago drivers for RS-232C data links were relatively crude, came in packages of four, and required both $+12\text{ V}$ and -12 V supplies as well as slew-rate limiting capacitors across their outputs. Moreover, they were power hungry and, therefore, unsuited to battery-powered systems. Modern drivers include on-chip slew-rate limiting, and some are available in packages containing three drivers and four receivers (this permits a one-chip RS-232 interface). Some drivers even contain on-chip $\pm 12\text{-V}$ generators that remove the need for separate power supplies in addition to the system 5-V supply. Figure 9.30 describes some of these devices.

Balanced and Unbalanced Serial Interfaces

We have already hinted that, from an electrical standpoint, the RS-232C standard lags behind the available technology. Modern equipment needs to transmit data farther and faster than that envisaged by RS-232C and its later enhancements. Two standards have been devised to overcome some of RS-232C's limitations—RS-422 and RS-423.

Unlike RS-232C, these newer standards specify only the *electrical* aspects of a data link and do not specify its functional characteristics. In other words, they let you transmit signals from point to point but do not specify how the signals are to be used. RS-422 and RS-423 are designed for two types of transmission path. The RS-422 standard relates to a *balanced* transmission path, and RS-423 relates to an *unbalanced* transmission path.


Figure 9.30
RS-232 Serial
Link Drivers




The term *balanced* refers to a type of data transmission circuit in which signals are not referenced to the electrical potential of the ground.

In an unbalanced data link (Figure 9.31(a)), the transmitter generates a potential difference between its output terminal and ground, which is transmitted to a remote receiver at the other end of the transmission path. The receiver determines whether this voltage

Figure 9.31
Unbalanced
and balanced
data links



(a) The unbalanced data link



(b) The balanced data link

corresponds to a logical 1 or to a logical 0 state; for example, an RS-232C transmitter puts out a signal that is typically +12 V with respect to the ground or -12 V with respect to the ground.

A problem inherent in unbalanced data transmission results from the so called *earth loop* or *ground loop*. Although there is only one data-carrying path between the transmitter and receiver in Figure 9.31(a), there are *two* ground paths. One is the ground lead between transmitter and receiver, and the other is the ground itself, formed by the transmission path between the earth separating the transmitter and receiver. In an ideal world, this would not be a cause for concern if the earth potential were the same everywhere.

Unfortunately, industrial and domestic sources of electric current induce disturbances in the ground potential. The switching of heavy currents is one of the worst sources of electrical noise (e.g., elevators and other motors). Natural electrical activity such as lightning also causes considerable short-term variations in the ground potential. Clearly, if the ground potential at the transmitter differs from that at the receiver, a current flows around the loop made up of the common lead between transmitter and receiver and the ground path itself. Current flowing in the ground loop generates a potential difference between the transmitter and receiver that appears as an error component in the received signal. If this signal is sufficiently large, the received signal is incorrectly interpreted and an error made. The longer the transmission path, the greater the effect of the current loop.

Figure 9.31(b) illustrates the balanced transmission path adopted by RS-442. The output of the transmitter appears as a potential *difference* between two terminals, which is transmitted to the receiver by means of two signal-carrying wires. This output is balanced with respect to the local ground; that is, the information content of the signal is not dependent on the potential difference between the transmission path and the ground. A balanced link usually requires *three* wires: the two signal-carrying wires and a ground line that shields the other wires from electromagnetic pickup.

At the receiver, the potential difference between the two wires determines whether the signal represents a logical 1 or a logical 0. It is the potential difference *between* the lines that matters and not their potential with respect to ground. Suppose, for example, that one signal line is at +1 V with respect to ground and the other is at -1 V. The potential difference between the lines is 2 V. Imagine now that an electrical disturbance affects the ground path between the transmitter and the receiver. The signals may be received as, say, +5 V and +3 V, respectively, with respect to ground because both their levels have been increased by +4 V. The difference between the signals is still +2 V and no error is made. The ability of a balanced transmission path to discriminate against noise voltages induced equally in both lines is called its *common mode rejection*.

RS-423 and RS-422: Standards for Unbalanced and Balanced Data Links

The unbalanced RS-423 interface has been introduced to provide manufacturers with a step between RS-232C and RS-422. This standard, which was developed in 1975 and revised in 1978, is broadly similar to RS-232C but has a much tighter specification. Table 9.11 compares the characteristics of RS-423 and RS-422. You can see that the input thresholds for RS-423 signals are -0.2 V and +0.2 V and the corresponding worst-case outputs are -3.6 V and +3.6 V. These values give a reasonable noise immunity of 3.4 V for both high- and low-level signals without the massive undefined signal range between -3 V and +3 V exhibited by RS-232C signals. RS-423 is compatible with RS-232C because its output levels ($-3.6 < V_o < 3.6$) will drive RS-232C inputs. Similarly, RS-232C outputs will drive RS423 inputs.


Table 9.11
Electronic
characteristics
of RS-423 and
RS-422 signals

Characteristic	RS-423 Value	RS-422 Value
Operating mode	Single ended	Differential
Maximum cable length	700 m (2,000 ft)	1300 m (4,000 ft)
Maximum data rate	300 kilobaud	10 Mbaud
Driver maximum output voltage (open-circuit)	$-6\text{ V} < V_o < +6\text{ V}$	6 V between outputs
Driver minimum output voltage (loaded output)	$-3.6\text{ V} < V_o < +3.6\text{ V}$	2 V between outputs
Driver minimum output resistance (power off)	100 mA between -6 and $+6\text{ V}$	100 μA between $+6$ and -0.25 V 150 mA
Driver maximum output short-circuit current	150 mA	150 mA
Maximum driver output slew rate	Determined by cable length and modulation rate	No limit on slew rate necessary
Receiver input resistance	$> 4\text{ k}\Omega$	$> 4\text{ k}\Omega$
Receiver maximum output voltage	$-25\text{ V} < V_i < +25\text{ V}$	-12 V to $+12\text{ V}$
Receiver maximum input threshold	-0.2 V to $+0.2\text{ V}$	-0.2 V to $+0.2\text{ V}$

Table 9.11 demonstrates that the characteristics of the RS-422 balanced interface are broadly the same as RS-423, except that transmission paths of up to 1300 m and signaling rates up to 10 Mbaud are supported. The greater transmission path and signaling rate are due to the balanced nature of the network and its greater immunity to common mode noise because of the absence of earth loop currents.

The RS-422 standard does not support its maximum data rate and maximum transmission path length *simultaneously*. Figure 9.32 gives a graph of the transmission path


Figure 9.32
Relationship
between
signaling speed
and path length
for an RS-422
data link



length against signaling rate for both RS-422 and RS-423. Increasing the length of the data link reduces the maximum rate at which the data can be transmitted.

The EIA have devised a variant of the RS-422 standard that supports *half-duplex* transmission, the RS-485. Figure 9.33 illustrates a typical RS-485 arrangement in which two or more devices can drive the balanced transmission path.

Figure 9.33 RS-485 circuit



SUMMARY

In this chapter we have looked at the serial interface used to link digital systems to terminals and modems. The simplest method of transmitting serial data is based on a character-oriented asynchronous protocol. If microprocessors had to perform the task of controlling serial links themselves, a considerable part of their power would be wasted. We have examined the 6850 ACIA, which performs all serial-to-parallel and parallel-to-serial conversion itself. All the host microprocessor needs to do to send and receive data is to write or read from one of the ACIA's internal registers. Moreover, the ACIA also checks the incoming data for both transmission and framing errors, which further reduce the burden placed on the host processor. We have also looked at the much more sophisticated 68681 DUART that provides even better support for a data link and its associated modem than the 68050.

We have described the electrical interface between the serial transmission path and the microprocessor system. As the TTL-level voltages found in digital equipment are not best suited to transmission paths longer than a few meters, we have introduced the RS-232C standard and some of its enhancements and variants.



PROBLEMS

1. What is the difference between *asynchronous* and *synchronous* transmission systems? What are the advantages and disadvantages of each mode of transmission?
2. What are the functions of the DCD*, CTS*, and RTS* pins of the 6850 ACIA?
3. The control register of a 6850 ACIA is loaded with the value \$B5. Define the operating characteristics of the ACIA resulting from this value.
4. What happens when bits 5 and 6 of the ACIAs control register are loaded with 1,1?
5. The status register of the 6850 is read and is found to contain the following values. How are they interpreted?
 - a. \$00 b. \$01
 - c. \$43 d. \$02
6. What is the difference between an *overflow* and a *framing* error?
7. Write an exception handling routine for a 6850 ACIA to deal with interrupt-driven input. Each new character received is placed in a 4-Kbyte circular buffer. Your answer must include schemes to (a) deal with buffer overflow and (b) to deal with transmission errors.
8. Is it possible to connect the output of an RS423 transmitter to the input of a RS-232C receiver without violating the parameters of either standard? Is it possible to connect an RS-232C output to an RS423 input?
9. An asynchronous transmission system employs unsynchronized transmitter and receiver clocks, both of which are controlled by quartz crystals. It is guaranteed that the worst-case frequency difference between the clocks will never exceed 0.01 percent. A designer wishes to transmit long bursts of data asynchronously over a serial data link. Each data burst employs a start bit, a single parity bit, and a stop bit. What is the maximum permitted burst length if the designer caters for a maximum frequency error between transmitter and receiver clocks of 80 percent of the stated worst case? (The designer cannot employ the stated worst case value—why?)
10. Define the following errors associated with asynchronous serial transmission systems and state how each might occur in practice:
 - a. Framing error
 - b. Receiver overrun error
 - c. Parity error
11. What additional functionality does the DUART have in comparison with the ACIA?
12. What is the difference between the DUART's local and remote loopback modes?
13. Interpret the following DUART register values:

a. CSRA = \$7D when ACR \$80	b. MR1A = \$00
c. MR1A = \$FB	d. SRA = \$00
e. SRA = \$FF	f. SRA = \$01
g. ACR = \$F1	h. MR2B = \$3F
i. MR2A = \$40	j. CRA = \$00
k. CRA = \$1A	
14. Describe how bit-stuffing is employed by synchronous serial data links to ensure data transparency. Can you think of any other way in which data transparency can be achieved without resorting to bit-stuffing?
15. Write a procedure that permits the 6850 to operate in an interrupt-driven input mode. Whenever the ACIA receives a character, it generates a level-5 autovector interrupt. Each new

character is to be placed in an input buffer (together with its error status). The 68000 processor can access this buffer at any time to remove received characters (if any). State any assumptions you need make about this problem.

16. Write a similar procedure to that of Problem 15 for the 68681 DUART.
17. The DUART has a programmable baud-rate generator that is set by loading the appropriate value in clock select register. This feature makes it possible to adapt to an unknown data rate. Write a subroutine that receives a string of carriage returns from a system (at an unknown speed) and adjusts the baud rate to match the incoming data. When the unknown baud rate has been determined, the DUART returns the string **ready**.



MICROCOMPUTER BUSES


In this chapter we look at the design of the system bus, which acts as the computer's skeleton, holding all its other "organs" (the functional modules) together. We would not consider it unreasonable to say that the microprocessor bus has done as much to promote the growth of the microcomputer industry as the CPU or the memory chips themselves. We begin by introducing the bus and then describe its electrical characteristics and its interface to microprocessors and to memories or peripherals. At the end of this chapter, we include an introduction to the VMEbus, which is a standard bus and is closely associated with professional 68000-based microcomputers. We also look at the NuBus.

The bus is nothing more than a number of parallel conductors designed to transfer information between separate modules or cards in a microprocessor system. Although not an exciting or glamorous component, the bus serves two vital purposes. Firstly, it makes the production of complex systems with large quantities of memory and peripherals possible. If components were wired together on a point-to-point basis, without a bus, the sheer number of interconnections would be uneconomic. Secondly, once a standard for a bus has been promulgated, independent manufacturers can produce their own cards to plug into another's bus. The PC bus is a spectacular example of this process.

Figure 10.1 illustrates some of the concepts that must be dealt with when microcomputer buses are discussed. Although, strictly speaking, we have only one bus—the system bus—most engineers talk about the *data bus*, the *address bus*, and the *control bus*. These buses are really logically distinct subgroups of the system bus. We must also appreciate that the dc power fed to the various cards of a system is usually supplied by the system bus.


What is a bus? A bus is the electrical highway linking the modules of a computer system. This statement conceals far more than it reveals. Figure 10.2 shows why this is the case by illustrating the three factors influencing the design of a suitable bus, which are its mechanical specification, its electrical specification, and its protocol. The mechanical specification governs the physical aspects of the bus (size, material, connectors), the electrical specification governs the requirements that must be met by the signals on the bus, and the protocol governs the sequence of signals that must be complied with to ensure an orderly exchange of data. Here we are most concerned with the electrical characteristics and the protocols of buses.

Figure 10.1
Microcomputer bus



Possibly more than in any other area, economics plays a vital role in determining the type of bus used by any given system; that is, the economics of bus design and construction is its limiting factor. This statement is particularly true at the mechanical and electrical levels of Figure 10.2.

Figure 10.2
Components of a bus




10.1

MECHANICAL LAYER

The fact is sad but true that the mechanical nature of a bus largely determines its cost but has very little direct influence on its electrical performance. The mechanical aspects of a bus comprise those elements related to the physical structure of the bus, its mounting within the computer system, its physical dimensions and weight, its strength, and its reliability.

One of the simplest forms of bus is illustrated in Figure 10.3 and consists of a motherboard, or backplane, into which a number of cards, or daughterboards, plug. Electrically, the bus is composed of parallel copper conductors running along the length of the motherboard. These conductors are generally arranged on a 0.1- or 0.15-in pitch. At regular intervals along the motherboards are edge connectors into which the daughterboards are plugged.

Figure 10.3
Motherboard
and
daughterboard



We can see from Figure 10.3 that the *fingers* on the daughterboard make contact with spring-loaded connectors in the edge connector. Thus, the i th pin on one daughtercard is connected to the i th pin of all daughtercards. This arrangement is found in the Apple II, the IBM PC, and the once popular S100 bus, because it offers the cheapest form of bus mechanics.

Unfortunately, the type of bus mechanics illustrated in Figure 10.3 is relatively unreliable. Wear and tear due to repeated card insertion and removal or the gradual ingress of dirt or corrosive agents eventually lead to intermittent contact between the motherboard and daughterboards. Gold-plated connectors have a higher reliability than tin-plated connectors but are considerably more expensive. More than anywhere else, the reliability of the hardware is very much related to its cost.

In addition to the reliability of the electrical contacts, the edge connectors and daughterboards must be manufactured to quite tight physical tolerances; for example, if, say,

or 96-way bus. This arrangement is sufficient for many of the new 32-bit microprocessor systems.

10.2

ELECTRICAL CHARACTERISTICS OF BUSES

Each line of a bus distributes a digital signal from the card supplying it to all the other cards receiving it. Behind this seemingly trivial remark lie many complex design considerations. Even if we forget, for the time being, the problems of bus arbitration and signal timing protocols, three aspects are vital to the electrical characteristics of bus design: bus drivers, bus receivers, and bus transmission characteristics.

A bus driver is an active device that can change the logical level of the bus line it is driving. As each module capable of driving the bus has its own bus drivers, some mechanism must be provided to avoid bus contention. Bus contention is a situation in which two or more modules attempt to drive the bus simultaneously. Later we shall see that there are two solutions to the problem of bus contention: the tristate output and the open-collector output.

A bus receiver reads the logical level on the line to which it is connected. In principle, any TTL-compatible input may act as a bus receiver. In practice, special-purpose bus receivers have been designed whose characteristics have been optimized to provide high speed, good noise immunity, and minimal bus loading.

Ideally, once a logic level is applied at one point on a bus, the same logic level should appear at all other points along the bus instantaneously. Unfortunately, real signals on real buses propagate along the bus at a finite speed and suffer reflections at the end of the bus or at any change in bus impedance. More is said about the flow of electrical energy down a conductor in the last part of this section.

Bus Drivers

Although digital systems operate with logical 0 and logical 1 levels, there are many different logic elements that both generate and detect these levels. Figure 10.5 shows a bus line driven by an NMOS output stage (typical of a microprocessor output). This bus is connected to receivers fabricated with NMOS, TTL, low-power Schottky TTL, and CMOS technology. The purpose of Figure 10.5 is to demonstrate that many different types of receiver circuit exist. As may be imagined, these different input circuits also have a spread of electrical characteristics.

Figure 10.6 illustrates the connection between a driver and a single receiver. Figure 10.6(a) represents the system in a logical zero state and Figure 10.6(b) the same system in a logical one state. To the right of the general diagrams are examples of NMOS drivers connected to low-power Schottky TTL receivers. When considering the interconnection of logic elements, two sets of characteristics must be satisfied—those relating to voltage levels and those relating to current levels.

One figure of merit often quoted for a logic element is its dc noise immunity. The dc noise immunity of a logic element is the amount of noise that can be tolerated at its input without exceeding V_{IL} (in a low state) or falling below V_{IH} (in a high state). The dc noise immunity of a logic element is defined as

$$\text{High-level noise immunity} = V_{OH} - V_{IH}$$

$$\text{Low-level noise immunity} = V_{IL} - V_{OL}$$

Figure 10.5 Bus driver








Figure 10.6
Connecting bus
drivers to
bus receivers



Obviously, the noise immunity of any device must be greater than zero, and the higher the figure the better. Table 10.1 gives the basic parameters of four of the most popular types of logic element found in today's microprocessor systems. The noise immunity for each possible combination of logic family to logic family is presented in Table 10.2. For

Table 10.1 Characteristics of four types of logic element

Characteristic	Logic Family					Units
	LS TTL	S TTL	ALS TTL	NMOS	CMOS	
V_{OL}	0.5	0.5	0.4	0.4	0.01	V
V_{OH}	2.7	2.7	2.7	2.4	4.99	V
V_{IL}	0.8	0.8	0.8	0.8	1.5	V
V_{IH}	2.0	2.0	2.0	2.0	3.5	V
I_{OL}	8	20	4	1.6	0.4	mA
I_{OH}	−400	−1000	−400	−200	−500	μA
I_{IL}	−0.4	−2.0	−0.4	2.5 μA	10 pA	mA
I_{IH}	20 μA	50 μA	20 μA	2.5 μA	10 pA	mA
Propagation delay	9.5	3	4	2.5	3.5	ns
Input capacitance	3.5	—	—	10–160	5	pF

Table 10.2
Noise immunity
of various gate
combinations

Output Logic	Input Logic				
	LS TTL	S TTL	ALS TTL	NMOS	CMOS
LS TTL	0.3/0.7	0.3/0.7	0.3/0.7	0.3/0.7	1.0/−0.8
S TTL	0.3/0.7	0.3/0.7	0.3/0.7	0.3/0.7	1.0/−0.8
ALS TTL	0.4/0.7	0.4/0.7	0.4/0.7	0.4/0.7	1.1/−0.8
NMOS	0.4/0.4	0.4/0.4	0.4/0.4	0.4/0.4	1.1/−1.0
CMOS	0.79/2.99	0.79/2.99	0.79/2.99	0.79/2.99	1.45/1.45

Note: Each value is presented as “logical 0/logical 1” noise immunity. The effective value is the lower of this pair.

each combination, two values are given: the low-level noise immunity and the high-level noise immunity; for example, when LS TTL is connected to S TTL, the noise immunity (low level/high level) is 0.3/0.7 V. As the worst value has to be taken, the quoted noise immunity for this combination is 0.3 V.


Note that the high-level noise immunity for all logic families driving CMOS inputs (except CMOS outputs) is negative; that is, these families are not able to drive CMOS inputs because TTL V_{OH} values are too low. However, it is sometimes possible to drive CMOS inputs with TTL-compatible gates if the TTL outputs are pulled up to V_{cc} by means of a 2–6-k Ω resistor.

Current Levels and Digital Circuits

Not only do the voltage characteristics of bus drivers and bus receivers have to be matched, but their current characteristics must also be considered. As Figure 10.6 demonstrates, a device driving a single LS TTL input must be able to source 20 μ A in a logical 1 state and to sink 0.4 mA in a logical 0 state. To a first approximation, a bus driver must be able to source (or sink) sufficient current to hold all the receivers on the bus in a logical 1 (or 0) state.

When the output of, say, an NMOS gate changes state, it attempts to drive the load to which it is connected from a logical 1 state to a logical 0 state, or vice versa. Figure 10.7


Figure 10.7
An NMOS
output driving
an NMOS
input stage



shows an NMOS output driving an NMOS input. Suppose the upper transistor changes state from off to on, as the output switches from a logical 0 to a logical 1. Current flows both into the NMOS input and into the distributed capacitance in the circuit.

This capacitance is made up of the output capacitance of the driver, of the bus itself, and of all receivers connected to the bus. Sometimes, the total capacitive loading on the bus may be rather large. When the upper transistor runs on, the distributed capacitance charges through the resistance of the transistor as illustrated in Figure 10.8. If the switching threshold of the input is V_T , the input does not change state until the capacitance charges from V_{OL} to V_T . Consequently, one of the limiting factors in designing microcomputer buses is the rate at which drivers can supply current to charge the bus capacitance and the number of highly capacitive inputs connected to the bus.


Figure 10.8
Charging the
distributed
capacitance of
an input circuit



Because the capacitive loading of CMOS and NMOS inputs is so great, a common practice is to isolate them from the bus by means of bus drivers and bus receivers. Figure 10.9 illustrates a bus line driven by a bus driver on one card. Other cards, which listen to this bus line, interface to it by means of receivers. As most buses are specified so that each card connected to them must not present more than one LS TTL load, we sometimes need to employ a local bus within a card and then buffer this with further buffers as illustrated in Figure 10.9.

The great advantage of bus drivers and receivers is that the characteristics or behavior of the bus are made independent of the electrical properties of the modules connected to the bus. As we shall see, the propagation of signals on the bus is also determined by its transmission-line behavior rather than by the characteristics of the many NMOS or CMOS devices connected to it. Unfortunately, a price has to be paid for this bus isolation. This price is the signal delay incurred by the drivers and receivers. In Figure 10.9, the timing diagram illustrates the delay caused by the bus driver and bus receiver in series. When a module has a local bus, a third delay is incurred.

Figure 10.9
Bus drivers
and receivers



Note: d_{LH} = delay, low-to-high; d_{HL} = delay, high-to-low

Table 10.3 gives the properties of a typical bus driver and receiver. Note that the same device is frequently used in both roles; that is, the device has an input designed to lightly load a bus and an output designed to source or sink large bus currents. From this table we can see that the bus driver/receiver has low values for I_{IL} and I_{IH} (its loading effect)

Table 10.3
Characteristics
of a bus
driver/receiver

Parameter	Units	74LS241
V_{IH}	minimum V	2.0
V_{IL}	maximum V	0.8
V_{OH}	minimum V	2.4
V_{OL}	maximum V	0.5
I_{IH}	maximum μA	2.0
I_{IL}	maximum μA	-200
I_{OH}	maximum mA	-15
I_{OL}	maximum mA	24
I_{OS}	maximum mA	-225
t_{PLH}	maximum ns	18
t_{PHL}	maximum ns	18

Notes: I_{OS} = short-circuit output current

t_{PLH} = low-to-high signal propagation delay


t_{PHL} = high-to-low signal propagation delay

and large values of I_{OL} and I_{OH} (its driving capability). The signal transition delay of 18 ns maximum for a 74LS241 noninverting buffer is negligible in older microprocessor systems with clocks running at 1 or 2 MHz, but in today's high-speed systems with clocks of 50 MHz upward, this delay must be taken into account when designing a system.

Passive Bus Drivers

Up to now, we have considered the situation depicted in Figure 10.9, where a single bus driver is connected to the bus and communicates with many receivers. No provision has yet been added to permit several transmitters to share the bus. Simply connecting more than one TTL output stage to the bus is not a possible solution, as Figure 10.10 demonstrates.

Figure 10.10
Effect of
connecting
two TTL output
stages together



In Figure 10.10 the outputs of two totem-pole stages are directly connected together via the bus. Suppose that output G1 is in a logical 0 state. The lower transistor in its totem-pole, T2, conducts, pulling the bus down to ground level (i.e., V_{OL}). Suppose also that output G2 is in a logical 1 state with the upper transistor, T3, of its totem-pole conducting. Now G2 is trying to pull the bus upward to V_{OH} .


Clearly, this situation is contradictory. The bus cannot be at both V_{OL} and V_{OH} simultaneously. What actually happens is that a low-impedance path exists between V_{cc} and ground through T3 and T2 via the bus. The short-circuit current flowing along this path may burn out both gates. At best the state of the bus is undefined.

There are two basic approaches to allowing more than one output to control the bus. The first uses drivers with outputs that may only pull the bus down to V_{OL} , which avoids the situation where one driver pulls the bus down to V_{OL} while another attempts to pull it up to V_{OH} . The V_{OH} level on the bus is produced passively by means of a pull-up resistor between the bus and V_{cc} . The second solution involves the so-called tristate driver that can be electrically disconnected from the bus when it is not actively forcing the bus up to V_{OH} or down to V_{OL} . We will deal first with the passive pull-up solution.

The totem-pole output circuit of gate G1 in Figure 10.10 is always pulled up to V_{cc} when T1 is turned on or down to ground when T2 is turned on. An open-collector output dispenses with the upper transistor (T1). The term *open-collector* is used because the collector of the lower transistor has no path to V_{cc} within the gate itself. Therefore, this arrangement can only actively pull the output down to ground. The gate still has a two-state output, but instead of V_{OL}/V_{OH} states it has V_{OL} /floating states. In the floating state, the voltage level at the output is determined by the level of the signal on the bus.

Figure 10.11 shows how two open-collector outputs drive the same bus line. The key to understanding the open-collector bus driver is that, when a transmitter is not driving the bus, its output must be in a logical 1 state. Suppose that in Figure 10.11 both transmitters are simultaneously in logical 1 states. Both output transistors will be turned off and the bus will be left to float. A pull-up resistor, R , defines the state of the bus whenever it is not actively pulled down to ground. This resistor pulls the bus up toward V_{cc} , so that an input connected to the bus sees a voltage not less than its required V_{IH} .

Figure 10.11
Open-collector
bus driver



If transmitter 1 is currently controlling the bus, it will either be in a logical 1 state with R defining the level on the bus, or it will be in a logical 0 state. In the latter case, T1 is turned on and the bus pulled down toward ground. The voltage at the collector of T1 (i.e., its output) is its saturation voltage (V_{cs}), and current can now flow out of the transistor in the receiver circuit (i.e., T3) and into T1. If for any reason more than one bus driver is turned on, the current flowing through R and the receiver input is simply divided between the outputs in the logical 0 state.

As any open-collector transmitter can pull down the bus to a logical 0 state, the arrangement is called *wired OR logic*. Of course, if a transmitter puts out a constant logical 0, the bus cannot be used by any other device. When this condition occurs, at least no potentially harmful situation exists.

Calculating the Pull-Up Resistor Value The value of the pull-up resistor required by a bus driver with open-collector outputs is obtained by considering the two limiting

conditions—the maximum resistance that will guarantee a logical 1 on the bus and the minimum resistance that will keep dissipation inside the bus drivers within limits:

- 1. Maximum value of R .** The maximum value of R is given by calculating the voltage drop across R when the bus is pulled up to V_{OH} , its minimum guaranteed high-level state. This state is shown by Figure 10.12(a). When the bus is at V_{OH} , the current flowing through R consists of two components: the input current flowing into any receiver connected to the bus and the leakage current flowing into each open-collector driving the bus.

Suppose a system has m transmitters and n receivers. The total current flowing in R is $m \times I_{\text{leakage}} + n \times I_{IL}$. For LS TTL devices, I_{leakage} is less than $250 \mu\text{A}$ and I_{IH} is $20 \mu\text{A}$. Suppose we design the system to give a high-level dc noise margin of 0.4 V . The value of V_{IH} for TTL gates is 2.0 V , giving a required value of V_{OH} equal to 2.4 V .

The voltage across R in a logical 1 state is $V_{cc} - 2.4 = 2.6$. Therefore, the maximum value of R is given by

$$R_{\max} = \frac{2.6}{m \times 0.00025 + n \times 0.00002}$$

For ten receivers and ten transmitters, the maximum value of R is

$$\begin{aligned} R_{\max} &= \frac{2.6}{10 \times 0.00025 + 10 \times 0.00002} = \frac{2.6}{0.0025 + 0.0002} \\ &= 1000 \Omega \end{aligned}$$

- 2. Minimum value of R .** To calculate the minimum value of R , we consider the case in which a single bus driver is turned on to pull the bus down to no more than V_{OL} . This situation is illustrated in Figure 10.12(b). The current sunk by the active output dissipates energy in the output transistor, and too large a current flow will physically destroy the transistor. To make matters worse, the active output must not only sink the current through R but also the current out of any receiver circuits connected to the bus (i.e., I_{IL}).

The current flowing through R when the bus is in a logical 0 state is given by $I_{OL} - n \times I_{IL}$. Therefore, the minimum value of R is given by



$$R_{\min} = \frac{V_{cc} - V_{OL}}{I_{OL} - n \times I_{IL}}$$

For one receiver with $I_{IL} = 0.4 \text{ mA}$, $V_{OL} = 0.4 \text{ V}$, and $I_{OL} = 16 \text{ mA}$, we have

$$R_{\min} = \frac{5 - 0.4}{0.016 - 0.0004} = \frac{4.6}{0.0156} = 300 \Omega$$

Had ten receivers been connected to the bus, the minimum value of R would be increased to $4.6/0.012 \text{ mA} = 380 \Omega$.

As the pull-up resistor may lie between 380 and 1000Ω , a compromise value of 470 – 680Ω seems quite reasonable.

Figure 10.12 Current flowing in open-collector circuits(a) Bus pulled up to V_{cc} passively


(b) Bus pulled down to ground actively

The NMOS technology equivalent of the open-collector output is the open-drain output circuit, whose output is the drain of an NMOS transistor without its usual active pull-up. In this case, the value of the pull-up resistor is normally recommended as typically 3 k Ω by the NMOS manufacturers.

Tristate Logic Buses capable of being driven by more than one transmitter are almost invariably controlled by tristate (or three-state) buffers. We will now examine the characteristics of tristate bus drivers and show how they are used to implement microcomputer buses.

A tristate logic element is a device whose output circuit can assume one of three distinct states: a logical 0 with the output actively pulled down to ground, a logical 1 with the output actively pulled up to V_{CC} , and a high-impedance state in which the output is floating and is electrically isolated from the buffer's circuitry. Figure 10.13(a) gives the logical representation of a tristate output circuit and Figure 10.13(b) the circuit diagram of a typical gate. All tristate outputs have a control input labeled invariably: E (enable), CS (chip select), or OE (output enable). When this control input is asserted, the tristate

Figure 10.13 (a) Logical representation and (b) the circuit diagram of a tristate output stage



output behaves *exactly* like the corresponding TTL output and provides a low-impedance path to ground or V_{cc} , depending only on the state of the output. When the control input, E, is negated, the tristate output goes into its high-impedance state, irrespective of any other activity within the device or of the state of its other inputs. Most tristate gates are arranged so that their enable inputs are active-low.

Because of the popularity of tristate bus drivers, semiconductor manufacturers have produced a range of bus drivers and transceivers to suit today's microprocessors. These devices are 4, 6, or 8 bits wide and are available with inverting or non-inverting outputs. A transceiver is a transmitter-receiver and is able to drive the bus or to receive data from it—but not both activities at the same time. A popular family of tristate buffer/transceivers is the 74LS240 series. The basic features of this series are given in Table 10.4.

Table 10.4 Characteristics of the 74LS240 series tristate buffers


Device	Pins	Type	Polarity	Function	Control
74LS240	20	2 × quad	Inverting	Driver	E* for each quad
74LS241	20	2 × quad	Noninverting	Driver	E*, E
74LS242	14	Quad	Inverting	Transceiver	E* = read, E = write
74LS243	14	Quad	Noninverting	Transceiver	E* = read, E = write
74LS244	20	2 × quad	Noninverting	Driver	E* for each quad
74LS245	20	Octal	Noninverting	Transceiver	E*, DIR = direction

The buffers in Table 10.4 differ largely in terms of their control arrangements and in whether they are inverting or non-inverting; for example, the 74LS240 is organized as two independent quad buffers, each with its own active-low enable. The groups are able to operate entirely independently, or with the two enables strapped together and the whole device treated as a single octal buffer. Figure 10.14 shows how each of the buffers in Table 10.4 is arranged internally.

The 74LS241 is organized as two separate quad buffers, with one group of four enabled by an active-high signal and the other by an active-low signal. By connecting the enables together and wiring the two pairs back to back (i.e., output of one pair to input of the other), we can operate the device as a quad bidirectional transceiver. The 74LS241 is useful when a module has *separate* input and output data buses.

Tristate Bus Drivers in Microprocessor Systems The next step in our consideration of bus drivers is to examine how tristate bus drivers can be applied to the design of microcomputer buses. Figure 10.15 shows how tristate bus drivers are used in a microprocessor system. Each bus driver or receiver is denoted by a four-letter code, as follows:


First letter	B	= buffer
Second letter	A/D	= address/data bus buffer
Third letter	I/O	= data direction with respect to bus
	I	= in from the bus (i.e., receiver)
	O	= out to the bus (i.e., transmitter)
Fourth letter	C/M	= CPU/memory (location of buffer)

Figure 10.14 Logical arrangement of the buffers in Table 10.4

For example, an address from the CPU is buffered onto the bus by BAOC. Each buffer is enabled by an active-low signal, labeled by the same name as the buffer itself. Thus, BAOC is enabled by BAOC*.

The address buffers in Figure 10.15, BAOC and BAIM, buffer an address from the CPU onto the bus and an address from the bus onto the memory module, respectively. A more detailed diagram of the address bus part of Figure 10.15 is given in Figure 10.16.

Figure 10.15
Tristate bus
driver in a
microcomputer



Three 74LS244 noninverting bus drivers buffer the 23-bit address from the CPU, assumed to be a 68000, onto the system address bus.

The 74LS244 is arranged as two groups of four buffers with active-low enable inputs. In Figure 10.16 all six enable inputs of the address bus buffers on the computer card are connected together and enabled by BAOC*. If no device other than the CPU is ever to take control of the address bus, strapping BAOC* permanently to a logical 0 becomes perfectly reasonable.


Many real systems have provision either for direct memory access or for multiprocessing. Both of these modes of system operation allow a device other than the CPU to take control of the system bus and to access memory or peripherals. In this case, the 68000's address bus buffers must be turned off while another *bus master* is controlling the bus. One simple way of achieving this end is to connect BAOC* to AS* from the CPU. The 68000 asserts AS* only when it is actively accessing memory. Therefore, if the 68000 is not accessing memory, AS* is inactive-high, and the address buffers are turned off, leaving the bus for another controller.

On the memory card, another three 74LS244s buffer the address from the address bus and drive the address inputs of the memory components. As no device on this board will ever control either the system address bus or the address bus local to the card, enabling these buffers permanently becomes an entirely reasonable proposition.

The arrangement of the data bus drivers is rather more complex because the data bus is bidirectional. Figure 10.15 shows two pairs of buffers: BDOC and BDIC on the CPU card and BDIM and BDOM on the memory card. Unlike the address bus, the control of the data bus represents a reasonably difficult problem for the systems designer. Not least of the problems facing the designer is the restriction that no two data bus buffers must ever try to drive the data bus simultaneously.

A more detailed description of the data bus drivers and receivers is provided by Figure 10.17. One of the most popular data bus driver-receivers is the 74LS245 octal transceiver, two of which are necessary to buffer the 68000's 16-bit data bus.

Figure 10.16
Controlling
the tristate
address buffers




Each 74LS245 octal transceiver is controlled by two inputs: an active-low enable E^* and DIR. Whenever E^* is inactive-high, both bus drivers and bus receivers are disabled and their outputs floated. Whenever E^* is active-low, the transceiver either moves data from its A-side terminals to its B-side terminals, or vice versa. The actual direction of information flow is determined by the state of the transceiver's DIR (direction) input. A high level on DIR selects A-side to B-side transmission and a low level selects B-side to A-side transmission.

In Figure 10.17, the buffers on the CPU card are connected with their B side to the 68000 data bus and their A side to the system data bus. DIR is connected directly to the 68000's R/W^* output. Whenever the 68000 sets $R/W^* = 0$, the transceivers move data from the CPU to the system bus (i.e., side B to side A), and when $R/W^* = 1$, they move data from the system data bus to the CPU data bus (i.e., side A to side B).

Similarly, the transceivers on the memory card are also controlled by the 68000's R/W^* output. In this case the transceivers are wired so that their B side is connected to the system bus and their A side to the local data bus on the memory card.

When designing a circuit to enable the data bus transceivers, all that need be remembered is that no two bus drivers may attempt to put data on the same bus at the same

Figure 10.17 Controlling the data bus buffers

time. This restriction includes not only the system data bus but also the local data buses in both the CPU and memory cards. Local memory on the CPU card comprises memory components whose I/O data pins are connected to the CPU side of the system data bus buffers.

Let us consider first the control of the data bus transceivers on the CPU module. Seven states must be considered. These states are defined in Table 10.5, where we can see that three possible control states exist for the transceivers: (1) enable, (2) disable, (3) "don't care." When the 68000 is reading from or writing to external memory via the

Table 10.5
Seven states of
the CPU data
bus transceivers

Case	Operation	Data Bus Transceiver
1	CPU idle (no bus activity)	Don't care
2	CPU read from memory card	Enable read
3	CPU write to memory card	Enable write
4	CPU read from local memory	Disable
5	CPU write to local memory	Don't care
6	DMA write to memory card	Disable
7	DMA read from memory card	Don't care

Note: A DMA operation implies that a device other than the CPU is controlling the system bus.

system bus, the transceivers must be enabled and their data direction controlled by R/W* from the CPU.

When the CPU is reading from its local memory, the data bus transceivers on the CPU card *must* be disabled. If this action is not taken, the local memory will place its data on the local data bus while the bus transceivers are still controlling the local bus. Consequently, whenever a read to local memory is detected, the transceivers must be disabled. Similarly, if a card other than the CPU module becomes a bus master (e.g., for a DMA operation), the bus transceivers on the CPU card must not attempt to put data on the system bus during a write by the alternate bus master.

Some states in Table 10.5 are labeled “don't care”—that is, actions of the data bus transceivers do not affect the operation of those “don't care” states. Therefore, during any period in which the CPU is idle, it does not matter whether the data bus transceivers are turned off, driving the system data bus, or driving the local data bus, as long as no other device is attempting to drive the same bus.

In the vast majority of well-designed systems, data bus transceivers have their outputs floated unless they are explicitly being used to drive data from one bus to another. Thus, all the “don't care” states in Table 10.5 are replaced by disable states.

As the 68000 asserts AS* and one or both data strobes during a memory access, these may be used to control the data bus transceivers on the CPU card. Unless AS* and UDS* or LDS* are asserted, the transceivers are turned off and their outputs floated.

When the 68000 performs a valid access to local memory on the CPU card, an address decoder must detect an address from the CPU falling in this range and employ it to turn off the data bus transceivers. Figure 10.17 shows how this action can be taken.

The control of the data bus transceivers on the memory card is almost identical to the control of the corresponding transceivers on the CPU card. The transceivers may be enabled only when the CPU card (or any other bus master) is generating the appropriate memory access signals (AS*, UDS*/LDS*) and when the memory being accessed falls within the memory card.

Buses as Transmission Lines

Now that we have struggled with bus drivers and crept through the minefield of bus contention, we have one last hurdle to overcome—the transmission line properties of the bus. In other words, having determined that only one output is actively driving the bus and with enough current to clamp the bus at V_{OH} or V_{OL} , things can still go wrong.


In short, a pulse propagated along the bus can be sufficiently distorted to produce misleading effects. Why this happens and what can be done about it is the subject of this section.

The term *transmission line* may be new to computer scientists with little background in electrical engineering. As a matter of fact, the origin of what is now called electronics evolved from a study of the effect of transmission lines on digital data! In the 1850s engineers had already observed that signals received at the ends of long submarine telegraph cables were noticeably distorted. A cleanly switched signal at the transmitting end was received as a slowly changing signal at the far end of the cable.

The sponsors of the project to lay the first transatlantic cable linking North America with Europe asked Professor Thomson (later Lord Kelvin) to investigate the problem. In May 1855 he presented a paper to the Royal Society that was to become the cornerstone of modern transmission-line theory.

Figure 10.18 illustrates an idealized form of a transmission line. This transmission line is made up of a bus (conductor) and a ground return path. At one end a voltage source (the driver) can place a step voltage on the line and at the far end the line is terminated by a resistor, R_T .

Figure 10.18
Idealized
view of a
transmission line




Suppose the voltage between the ends of the line is initially everywhere zero and a step voltage of V is applied at the transmitter. This step corresponds to a zero-to-one transition of a bus driver in a digital system. Because of the fundamental electrical properties of matter, it is not possible for an electrical disturbance to travel down a circuit instantaneously. The resistance, inductance, and capacitance of the transmission line affect the way the pulse flows down it.

The physics of transmission lines forms an entire branch of electronic engineering. Here we can only mention some of the implications of transmission-line theory. One way of dealing with the transmission line is to model it in terms of conventional components

(e.g., R , L , and C). Figure 10.19 illustrates a simple RC (i.e., resistor-capacitor) model of a transmission line. This model is also called a low-pass circuit.

Figure 10.19
Representing a
line as a simple
RC circuit



An RC circuit can be described by two equations, which express its *cutoff frequency*, f_c , and its *rise time*, t_r . The cutoff frequency is the frequency at which the RC circuit attenuates a sine wave by 3 dB.


$$f_c = \frac{1}{2\pi RC} \quad \text{and} \quad t_r = 2.2RC$$

The rise time can also be expressed as $t_r = 2.2/2\pi f_c = 1/2.86 f_c = 1/3T$, where T is the propagation delay of the circuit.


The cutoff frequency of typical PCB tracks is in the region of 1 GHz, implying a rise time of less than 1 ns. Consequently, the PCB tracks do not significantly distort signals. However, longer lines (i.e., tracks) cannot be described in terms of a simple RC model, and a more complex model must be adopted.

Figure 10.20(a) illustrates the classical model of a section of a transmission line. The line is considered to be made up of an infinite number of infinitely short sections, whose characteristics are defined in Figure 10.20(a). Since the series resistance of a PCB track is very small, and its conductance (i.e., leakage between adjacent tracks) is very large, we can simplify the model of the transmission line to that of Figure 10.20(b) (we do not include their derivation here, since partial differential equations tend to frighten even the most masochistic readers).

Figure 10.20
Model of a
transmission line



(a) Full model



(b) Simplified model

The propagation delay of a pulse on a transmission line is given by \sqrt{LC} per unit length, where L is the inductance and C is the capacitance of the bus (both per unit length). In free space (i.e., a vacuum), a signal propagates at the speed of light, 3×10^8 m/s (i.e., 30 cm/ns). Practical buses have values of \sqrt{LC} greater than that of free space and signals propagate at about 15–20 cm/ns. This level of propagation delay may not seem much, but buses longer than tens of centimeters can incur a signal delay of 10 ns or more. Such a value is of the order of a gate delay and cannot be ignored in timing calculations for high-speed processors.

Various types of transmission lines modeled by Figure 10.20(b) are described by parameters in Table 10.6.

Table 10.6
Characteristics
of typical
transmission
media

Medium	Characteristic			
	L (nH/cm)	c (pF/cm)	Z (Ω)	T (ns/m)
Single wire (far from ground)	20	0.06	600	4
Free space (i.e., a vacuum)	μ_0	ϵ_0	370	3.3
Twisted-pair cable	5–10	0.5–1	80–120	5
Flat cable	5–10	0.5–1	80–120	5
Track on a PCB	5–10	0.5–1.5	70–100	5
Coaxial cable	2.5	1.0	50	5
Back plane bus line	5–10	1.0–3.0	20–40	10–20

We can say (as a rule of thumb) that transmission-line theory has to be applied to any system in which the rise time of the signal is shorter than twice its propagation time. Some engineers use a ratio of 4. For example, consider the case in which the propagation delay per meter is 5 ns, the rise time is 2 ns, and the signal path length is 4 cm. The ratio of rise time to propagation delay is given by

$$\frac{2 \text{ ns}}{5 \text{ ns/m} \times 4/100 \text{ m}} = 10$$

As you can see, the rise time dominates the ratio, and we do not have to worry about transmission-line effects.

Now consider a 50-cm bus with a 2-ns rise time and a propagation delay of 20 ns/m. The ratio of the rise time to propagation delay is now

$$\frac{2 \text{ ns}}{20 \text{ ns/m} \times 50/100 \text{ m}} = 0.25$$

This value is less than 0.5, and therefore the bus should be treated as a transmission line.

It would be bad enough if the transmission line were only to introduce a pure delay into our model for the propagation of signals along a bus. We have not yet thought about the current flowing in the transmission line. When the transmitter in Figure 10.18 creates a voltage step of V , what current flows in the bus? Ohm's law provides us with the formula $I = V/R$, where R is the resistance of the bus plus its load R_T . If we have learned one thing from this book, it is that nothing in microcomputer systems design is simple. At

the time the pulse is generated, the current does not “know” the value of R_T . How could it? A disturbance travels down the line at $1/\sqrt{LC}$ and cannot “see ahead” of itself.

Therefore, what current actually flows down the line? Because of the electrical nature of matter, the transmission line has a characteristic impedance, Z_O , whose value is determined by the geometry of the bus and the properties of the dielectric separating the signal path of the bus and its ground return. From Table 10.6 it can be seen that the characteristic impedance of typical backplanes is approximately $100\ \Omega$. The characteristic impedance of a transmission line is given by $\sqrt{L/C}$, where L and C are the distributed inductance and capacitance per unit length.

We now have a step voltage of V moving down the line at $1/\sqrt{LC}$ meters per second with a current of V/Z_O amperes. All good things must come to an end, and the pulse eventually reaches the end of the line. If the bus is terminated by a load equal to its characteristic impedance, the pulse is dissipated in the load, and the voltage at all points along the bus remains at V .

If the bus is not terminated by Z_O , the pulse is reflected from the termination back toward its source. To understand why this happens, consider the effect of the pulse arriving at the termination R_T . Immediately before the pulse reaches R_T , the relation between the pulse and current in the bus is given by $V = I/Z_O$. On reaching the termination, Ohm’s law must be obeyed, and $I_T = V_T/R_T$, where I_T = the current in the termination and V_T = the voltage across the terminator.

The current flowing in the load can be defined as the sum of two components:

$$I_T = I_i + I_r$$

where I_i = incident current and I_r = reflected current. Therefore,

$$I_T = \frac{V_T}{R_T} = \frac{V_i + V_r}{R_T}$$

However,

$$I_i = \frac{V_i}{Z_O} \quad \text{and} \quad I_r = -\frac{V_r}{Z_O}$$

The minus sign indicates that the reflected voltage, V_r , is moving away from the terminator and back toward the generator. These equations can be rearranged to give

$$\frac{V_i}{Z_O} - \frac{V_r}{Z_O} = \frac{V_i + V_r}{R_T} = \frac{V_i}{R_T} + \frac{V_r}{R_T}$$

that is,

$$V_i \left(\frac{1}{Z_O} - \frac{1}{R_T} \right) = V_r \left(\frac{1}{Z_O} + \frac{1}{R_T} \right)$$

or

$$V_r = V_i \frac{R_T - Z_O}{R_T + Z_O} = V_i \Gamma \quad (\Gamma \text{ is used to represent the reflection coefficient})$$

Thus, the reflected voltage can be calculated in terms of the load impedance R_T and the characteristic impedance of the line Z_O . Consider the three limiting cases, $R_T = Z_O$

(line terminated by characteristic impedance), $R_T = 0$ (short circuit), and $R_T = \text{infinity}$ (open circuit):

1. Matched line $V_r = V_i \frac{R_T - R_T}{R_T + R_T} = 0$ (no reflected wave)
2. Short-circuit $V_r = V_i \frac{0 - Z_0}{0 + Z_0} = -V_i$ (inverted pulse reflected)
3. Open-circuit $V_r = V_i \frac{\infty - Z_0}{\infty + Z_0} = V_i$ (pulse reflected)

Note that when the termination is zero (short-circuit), the reflected wave has an equal amplitude but opposite polarity to the incident wave. These waves cancel to produce a zero voltage, which is reassuringly in line with common sense. When the incident wave reaches the short circuit, the voltage across the lines must fall to zero, which travels back down the line to the generator.

Real transmission lines fall between the extremes. Suppose that $Z_0 = 100 \Omega$ and the line is terminated by 150Ω . The reflection coefficient is therefore

$$\frac{R_T - Z_0}{R_T + Z_0} = \frac{150 - 100}{150 + 100} = \frac{50}{250} = \frac{1}{5}$$


In this case, the reflected voltage is $V_i/5$. When the reflected voltage has traveled back down the line, it reaches the generator and is reflected, exactly as it was at the terminator. In this case, the new reflected voltage is given by

$$V_r = V_i \frac{R_G - Z_0}{R_G + Z_0}$$

where R_G = resistance of generator. A pulse is therefore reflected to and fro between the generator and transmission line termination until, in the limit, the voltage on the bus reaches its steady-state value of $VR_T/(R_G + R_T)$.

Figure 10.21 illustrates the effect of applying a pulse to a transmission line with mismatches at both the generator and terminator. In any real system the waveform will be much more complex, as the impedance of the transmission line is not uniform, the transmission line contains nonlinear elements (i.e., semiconductors), and reflections occur at


Figure 10.21
Effect of a mismatch on a pulse on a transmission line



discontinuities in the transmission line, such as connectors and circuits connected to the line (so-called stubs).

Example of a Bus with Reflections at Both Ends Before leaving the subject of bus reflections, we will look at an example in which a pulse is transmitted down a bus from a generator and reflected at the far end. When the reflected pulse returns to the generator, it too is reflected (since the generator does not have the same impedance at the transmission line). Figure 10.22 illustrates this arrangement.

Figure 10.22
Example of
multiple
reflections



The transmission line has an impedance of 75Ω , the generator has an impedance of 30Ω , and the far-end load has an impedance of 100Ω . The initial step applied by the generator is 3.7 V . The reflection coefficients at the generator and load ends of the transmission line are given by

$$\frac{30 - 75}{30 + 75} = -0.429 \quad (\text{generator}) \quad \text{and} \quad \frac{100 - 75}{100 + 75} = +0.143 \quad (\text{far end})$$

The initial step of 3.7 V at the generator produces a pulse of $3.7 \text{ V} \times 75/(30 + 75) = 2.64 \text{ V}$, which travels down the line. Note that the initial pulse is scaled by 75/105 because the pulse is applied to the end of a potentiometer formed by the generator impedance (30Ω) and the transmission line impedance (75Ω).

When the pulse reaches the load end, part of it is reflected back toward the generator. The reflected part is given by $2.64 \text{ V} \times 0.143 = 0.378 \text{ V}$. At the moment the forward-going pulse hits the far end, the far-end voltage rises to $2.64 + 0.378 = 3.02 \text{ V}$ (i.e., the incident signal plus the reflected signal). The pulse reflected by the load end of the transmission line travels back to the generator end, where it too is reflected, and so on.

The system can, therefore, be viewed as a pulse traveling from one end of the line to the other and back, suffering a positive reflection of +0.143 at one end and a negative reflection of -0.429 at the other end. In theory, the reflections take an infinite time to decay, but in practice the line reaches its final value (within a percent or so) after a few reflections. We can write the first few reflections as follows:

1. Initial step: $3.7 \times 75/105 = 2.64 \text{ V}$
2. $V_{r1} = 2.64 \times 0.143 = 0.378 \text{ V}$
3. $V_{r2} = 0.378 \times -0.429 = -0.16 \text{ V}$
4. $V_{r3} = -0.16 \times 0.143 = -0.02 \text{ V}$
5. $V_{r4} = -0.02 \times -0.429 = 0.0099 \text{ V}$
6. $V_{r5} = 0.0099 \times 0.143 = 0.00142 \text{ V}$

Figure 10.22 also demonstrates the *lattice diagram* that can be used to keep track of the successive reflections. Each reflection is added to the current level of the signal on the transmission line.


These theories are very nice, but where are they getting us? The answer is that unless a bus is terminated by a reasonable approximation to its characteristic impedance, fast pulses will suffer from reflections that may play havoc with the system's operation. In the early days of the microcomputer (mid-1970s), little attention was paid to bus design. Fortunately, clock speeds were rather low, and relatively long times were available for signals to settle and reflections to die down. Today, clock rates of 8 to 200 MHz or more make bus design critical.

Bus designers now attempt to define the characteristic impedance of a bus by controlling its geometry. They also provide ground return paths as close as possible to each signal line.

Terminating the Bus To reduce reflections, the ends of a transmission line should be terminated by connecting a resistance, equal to Z_0 , across the line. The value of Z_0 is approximately 100Ω for a typical PCB. Unfortunately, if a $100\text{-}\Omega$ resistor is wired between a bus line and ground, the upper logic level will be pulled down and the noise immunity reduced. Equally, connecting a $100\text{-}\Omega$ resistor between the bus and V_{cc} will pull up the lower logic level and reduce the low-level noise immunity. Remember that the terminator can be connected between the bus and ground *or* V_{cc} , as a low impedance exists between ground and V_{cc} as far as transients are concerned.


The classic solution to bus termination is illustrated in Figure 10.23. Two resistors are connected to the bus, one to ground and one to V_{cc} . A typical resistor pair is $330\ \Omega$ to V_{cc} and $470\ \Omega$ to ground. The bus termination circuit can be reduced to its Thevenin equivalent of a single resistance of $194\ \Omega$ connected to a voltage source of 2.94 V . Thus, the line is terminated without being pulled down to ground or up to V_{cc} .

Figure 10.23
Terminating the bus



A refinement of this circuit, illustrated in Figure 10.24, is rather misleadingly called an *active termination* circuit. A voltage regulator produces the desired termination voltage, and a single resistor of $180\ \Omega$ is connected between this voltage source and each of the bus lines to be terminated.

Figure 10.24
Active bus termination



Designing a Microcomputer Bus It should be apparent by now that the design of a bus is no trivial matter. If a relatively low clock rate is anticipated, conventional wisdom may help the designer. The three pillars of conventional wisdom are these:

1. Allow each signal time for all reflections to have died away to vanishingly small proportions; for example, the contents of address and data buses should not be sampled until, say, 10 ns after they are nominally valid.

2. Apply matched terminations to each end of the bus. A perfect match is impossible to obtain, so a termination of approximately $100\ \Omega$ should severely attenuate reflections.
3. Load the bus as little as possible and avoid long stubs. A stub is an extension to the bus rather like a T junction.

Loaded Transmission Lines

In an ideal world, all loads on buses would be purely *resistive*; that is, they would appear only as a resistance. In practice, anything you connect to a bus (e.g., an input or an output circuit) loads the bus capacitively. The effect of these capacitive loads is to modify the characteristic impedance of the bus itself. In other words, if you connect a circuit to a bus, you are going to alter its electrical characteristics.

Suppose that Z_O is the *unloaded characteristic impedance* of a transmission line (i.e., a bus). The value of Z_O can be calculated from the expression $Z_O = \sqrt{L/C}$, where L is the line's inductance per unit length, and C is its capacitance per unit length. We can also calculate the propagation speed of a signal on a transmission line from the formula $1/\sqrt{LC}$. Unfortunately, it is difficult to measure the values of L and C directly. However, you do not have to know the values of C and L for a bus—you can calculate the characteristic impedance of a bus if you know its physical dimensions and the *dielectric* properties of the material that separates the two bus lines. How you do this is beyond the scope of this text and is found in texts on transmission-line theory. The impedance of a bus can be measured with a laboratory instrument.

When capacitive loads are connected to a bus, its impedance changes and the bus has a new or *loaded* impedance which is written Z'_O . The value of Z'_O can be calculated by means of the expression $Z'_O = Z_O / \sqrt{1 + C_d/C_O}$. The formula for the loaded impedance of a transmission line indicates that Z'_O is lower than Z_O . In this equation, C_d is the *distributed capacitance* of the bus caused by the devices connected to the bus and is measured in farads per unit distance. Typical devices have a loading of about 5 to 10 pF (1 pF = 10^{-12} F). You can find the value of C_d by adding the total capacitive loading and dividing it by the length of the bus. Semiconductor manufacturers specify the capacitive loading of gates in their data sheets.

C_O is the *intrinsic capacitance* of the transmission line and is very difficult to measure directly. Fortunately, we can calculate the value of C_O by means of the expression $C_O = t_{pd}/Z_O$, where t_{pd} is the propagation delay of the transmission line per unit length. The propagation delay can easily be measured in the laboratory.

The speed of signals on a loaded bus is reduced by the effect of the loading. The propagation delay of a loaded transmission line, t'_{pd} , is given by


$$t'_{pd} = t_{pd} \cdot \sqrt{1 + C_d/C_O}$$

We can summarize the key formulae you might use when designing a bus as:

Loaded impedance	$Z_O / \sqrt{1 + C_d/C_O}$
Intrinsic capacitance	$C_O = t_{pd}/Z_O$
Propagation delay	$t'_{pd} = t_{pd} \cdot \sqrt{1 + C_d/C_O}$
Reflection coefficient unloaded	$(Z_L - Z_O)/(Z_L + Z_O)$
Reflection coefficient loaded	$(Z_L - Z'_O)/(Z_L + Z'_O)$

Example The following example is taken from a Signetics application note. Figure 10.25 shows a 12" bus with an unloaded impedance of $64\ \Omega$. Three input circuits are connected to this bus, each of which presents a 6-pF load. The propagation delay of the unloaded bus is quoted as 1.77 ns/ft.

Figure 10.25 Distributed loads connected to a bus



The first step is to calculate the bus's intrinsic capacitance C_O , which is given by

$$C_O = t_{pd}/Z_O = 1.77\text{ ns/ft} \div 64\ \Omega = 2.30\text{ pF/in}$$

We can now calculate the loaded impedance of the bus because we know its unloaded impedance ($64\ \Omega$), C_O (2.30 pF/in), and C_d ($18\text{ pF}/12'' = 1.5\text{ pF/in}$).

$Z'_O = Z_O/\sqrt{(1 + C_d/C_O)} = 64\ \Omega/\sqrt{(1 + 1.5/2.3)} = 49.8\ \Omega$. The loaded impedance is appreciably less than the unloaded impedance.

Suppose that the terminating resistors have been designed to provide a termination of $64\ \Omega$ to match the bus's characteristic impedance. The effect of loading the bus is to create a termination mismatch whose reflection coefficient is given by

$$(Z_L - Z'_O)/(Z_L + Z'_O) = (64 - 49.8)/(64 + 49.8) = 0.125$$

This result tells us two things. The first is that you should terminate a bus by its loaded impedance rather than its unloaded impedance (this might be difficult to do in practice, because the bus designer has little control over the characteristics of devices that are connected to the bus). The second is that it is important to minimize the capacitive loading of input and output devices connected to the bus.

Live Insertion

Not very long ago, it was considered mandatory to switch electronic equipment off before inserting or removing a card (i.e., module). Today there is a growing demand for so-called *live insertion* systems that permit you to plug a new card into a bus without first powering down the computer. This facility is also called *hot-swapping*, and it is particularly useful, for example, when you have to plug a card into a portable computer.

In order to support live insertion, the device being inserted must not affect the operation of the bus during the few milliseconds in which insertion is taking place.

One bus, the FutureBus+, provides for four levels of live insertion: Level 0 allows no live insertion, level 1 allows live insertion only when the bus is disabled (i.e., the system is in a standby mode), level 2 allows live insertion when the bus is active, and level 3 guarantees live insertion under all circumstances.

When live insertion occurs, each pin on the inserted device that is connected to a bus line in the host system must be in a high-impedance state. Moreover, inputs that are connected to the bus must be able to filter out glitches that occur during the connection process; that is, live insertion must avoid both *static* errors, such as bus contention, and *dynamic* errors, such as glitches.

The following discussion is taken from a Philips Semiconductor Application note by Yong-In S. Shin. Bus contention takes place if an I/O pin on the card forces the bus into its opposite logical state, or clamps the bus to V_{cc} or ground. Shin's paper points out that Philips's FAST, ALS, ABT, and MULTYBYTE logic devices do not include either actual or parasitic forward-biasing diodes or resistors between their I/O pins on V_{cc} or ground. In plain English this statement means that if, during insertion, only an I/O pin and either ground or V_{cc} make contact, a diode in the I/O circuit will not short the I/O line.

Figure 10.26 provides an electrical model of hot insertion. Figure 10.26(a) shows how we can regard the system into which we are inserting the card (i.e., the backplane bus) as a transmission line, and the card itself can be modeled as a *lumped capacitance*—this is largely true if the connector in the card is short and it is driven by typical semiconductor devices.

Figure 10.26
Electrical model
of live insertion




Figure 10.26(b) shows the equivalent circuit of the system when the card is inserted. A time-varying current flows through the bus to charge the capacitance in the I/O circuits on the card. The effect of this current is to create a glitch on the bus, the amplitude of which is given by

$$V_{\text{peak}} = V_{\text{bus}} - (V_{\text{bus}} - V_i)e^{-t/RC}$$

where V_{bus} is the voltage on the bus at the moment of insertion, V_i is the voltage at pin on the card making contact, R is the impedance of the bus (assumed to be resistive), and C is the lumped capacitance of the pin. This equation shows that, at the moment of insertion, the voltage at the pin making contact is initially V_i and rises to V_{bus} . The exponential rate at which V_i rises to V_{bus} depends only on the *time constant* RC . However, since the point of insertion may also represent a mismatch between the impedance of the bus and the pin, the peak voltage at the pin is $V_{\text{peak}}(1 + \Gamma)$, where Γ is the reflection coefficient at the pin.


If V_{switch} is the switching threshold of the bus, the width of the glitch at V_{switch} is given by

$$t_{\text{glitch}} = -RC \ln[(V_{\text{bus}} - V_{\text{switch}})/(V_{\text{bus}} - V_i)(1 + \Gamma)]$$

Clearly, anyone designing a live insertion system will strive to minimize the width of glitches during insertion. Short glitches require the designer to select bus drivers with low I/O capacitances. Furthermore, in order to minimize the effect of the Γ term, the output rise and fall times of bus-interface IC's on the card being inserted should be longer than twice the propagation delay between driver and receiver.

Semiconductor manufacturers have designed bus drivers that are well suited to live insertion; for example, Figure 10.27 shows the output stage of a bus driver with a power-up/power-down control system. The output buffer is enabled by a NOR gate. When the output of the NOR gate is high, the buffer can actively drive the bus. When the output of the NOR gate is low, the output buffer is disabled and the bus is not driven—the situation required during live insertion.

Figure 10.27 Power-up and power-down controls in ICs



As you can see from Figure 10.27, the NOR gate has two inputs. One is a conventional enable, OE^* , and the other is derived from a circuit containing a transistor T_1 and two diodes, D_1 and D_2 . When transistor T_1 conducts, the voltage at its collector is low and the NOR gate is enabled. However, in order for T_1 to conduct, the voltage at the V_{cc} pin must be approximately three times the voltages across a forward-biased diode. This circuit protects the output until V_{cc} rises to its functional level.

Shin's paper describes the results of glitch testing in the laboratory. A bus is pulled up to 5 V by a 3-k Ω resistor and insertions and removals made while observing the voltage level on the bus. The test was considered failed if a glitch caused the voltage level on the bus to drop below $V_{OH \text{ min}} = 3 \text{ V}$ (this is a conservative test because an error would probably not occur at $V_{OH \text{ min}}$).

Shin found that the best configuration was to hold the data input of the bus driver high and to connect the driver's OE^* pin to V_{cc} during the insertion. This configuration


passed 99.9 percent of the insertion tests (all extraction tests were passed). If, however, both the bus driver's OE* and data input pins were connected to V_{cc} during insertion, only 20 percent of the insertion tests were successful (all extraction tests were passed).

These results demonstrate that card removal seems to be less prone to errors than card insertion, and that the device characteristics of the bus drivers are very important.

Designing Multiprocessors with Shared Memory

We are now going to look at a dual-processor system using shared memory. In the example depicted in Figure 10.28, the two processors have entirely separate buses together with their own local memory and I/O resources. However, each processor is also able to read from or write to a block of *dual-ported memory* (DPRAM) common to both their address spaces. We are interested in how each of the processors goes about accessing the common bus.

Figure 10.28 Two processors sharing the same memory space



The data and address bus of each processor in Figure 10.28 are buffered onto the DPRAM's buses by means of two pairs of tristate buffers. Processor 1 accesses the dual-ported memory when Enable_1* is asserted, and processor 2 accesses the DPRAM when Enable_2* is asserted. As the outputs of both sets of buffers are connected together, only one set of buffers at a time may be enabled to avoid bus contention.

The CS* and R/W* inputs to the DPRAM are also buffered by tristate bus drivers. In this case both CS* and R/W* must be pulled up when neither processor is accessing the bus, in order to avoid spurious memory accesses.

Arbitration The real problem in designing a shared memory system lies in the selection of a suitable mechanism by which a processor is granted access to the shared memory. Each processor in Figure 10.28 may attempt to access the DPRAM by asserting its AS*, UDS*, and LDS* lines and by placing the appropriate address on A₀₁ to A₂₃. The access requests from both processors are fed to an *arbiter circuit* to decide which processor will be granted access to the shared memory block. Some arbiters have a clock input (not necessarily the system clock) that determines the points at which the request inputs are sampled. That is, the requests are sampled periodically by a sampling clock. This clock has important implications for the reliability of the system, as we shall soon see.

If one processor requests the memory and the other does not, the requesting processor is granted access. Equally, once a processor has been granted access, the other is locked out and must wait until the memory becomes free. When both processors request a memory access almost simultaneously, the arbiter must decide which processor may proceed and which must wait.

A problem associated with shared memory—although it is common to almost all forms of multiprocessor systems—is in ensuring reliable communication between the processors via the shared memory. Suppose that one processor (call this processor A) writes a block of data to the DPRAM for the other to read. Processor A will want exclusive use of the shared memory for the duration of this operation. As processor A cannot lock out processor B by a hardware technique, it is necessary for A to pass a message to B, telling B that processor A wishes to have sole access to the memory.

One of the locations in the shared memory contains a flag bit, called for historical reasons a *semaphore*, that when set indicates to a processor that the memory is in use by another processor and is therefore unavailable.

In order for A to take control of the shared memory, it first reads the semaphore. Remember that both processors can physically access memory, subject only to the state of the arbiter. If the semaphore is set, A must wait, as B is already using the memory. If the semaphore is clear, A may take control of the shared memory by setting the semaphore and thereby locking out B.


Simple? Well, not really. Assume that processor A reads the semaphore and finds the semaphore clear. Processor A will then perform a write operation to set the semaphore and to gain possession of the shared memory. Now suppose that infinitesimally after processor A requests the memory, processor B does the same. Processor B will read the semaphore after A has read it, and it too will find the semaphore clear. Therefore, both processors A and B will set the semaphore, each thinking that it has sole possession of the shared memory.

We can use the 68000's test and set (TAS) instruction to deal with this problem. A TAS <ea> instruction reads the contents of the specified effective address and, if clear,

sets the least significant bit of the byte tested in one indivisible operation. That is, it does not release the memory between the action of reading the semaphore and that of setting it. The action carried out by a **TAS** instruction is called an indivisible read, modify, and write operation.

Figure 10.29 provides the timing diagram of a **TAS** instruction, which lasts a minimum of 20 clock states and includes a conventional write access followed by a conventional read access. Like any other memory access, both read and write operations can be extended by delaying **DTACK*** as required. However, unlike other read-followed-by-write cycles, the address strobe is not negated between the read and the write accesses. Therefore, in any multiprocessor using shared memory, the arbiter must be arranged so that it will never rescind a processor's access to the shared memory, as long as its **AS*** is asserted. In the next section, we consider the design of a shared memory system.

Figure 10.29 TAS instruction



Memory Arbitration The possible arrangement of a practical dual-port RAM with 64 Kbytes of shared memory is given in Figure 10.30. Two 32K by 8 bit chips provide the 32 K-words of shared memory and eight bus drivers form the electrical interface between the RAM and processor 1 or processor 2. Processor data lines are buffered by 74LS245 bidirectional transceivers, whose data direction inputs are controlled by the R/W* signal from the processor bus to which they are connected. The data buffers are enabled by ENABLE_1* when processor 1 has access to the memory and by ENABLE_2* when processor 2 has access.

Address lines A₀₁ to A₁₅ from processor 1 are buffered by two 74LS244 octal tristate bus drivers enabled by ENABLE_1*. A₀₁ to A₁₅ from processor 2 are similarly buffered and enabled by ENABLE_2*.

Three 74LS244 tristate buffers are required to buffer the 16 address lines and the R/W*, UDS*, and LDS* control lines from the processors. Each of these three lines is pulled up to a logical 1 state (on the RAM side of the buffers) by resistors to avoid accessing the RAM when neither ENABLE_1* nor ENABLE_2* is asserted.

Two OR gates (AND gates in negative logic terms) permit the processors to perform byte or word accesses to the RAM. These gate UDS* with CS* from the arbiter to select the upper byte, and LDS* with CS* to select the lower byte.

Address decoder 1 and decoder 2 are driven from processor 1's and processor 2's address bus, respectively. Each decoder is enabled by its own processor's address strobe. For example, if processor 1 requests a memory access by addressing the 32K block selected by address decoder 1, the decoder output, Request_1*, is asserted. Assuming processor 2 does not require the bus, the arbiter asserts ENABLE_1*, and buffers 1, 2, 5, and 6 are enabled. This permits processor 1 to access the memory exactly as in any other access to static RAM. Note that CS* from the arbiter is asserted to enable the RAM, if either ENABLE_1* or ENABLE_2* is asserted. Should processor 2 request the RAM, the action is identical to that above, except that buffers 3, 4, 7, and 8 are enabled by ENABLE_2*.

The circuit diagram of a possible arbiter for the dual-ported RAM is given in Figure 10.31 and is taken from Motorola's application note AN 881. Each processor employs its address bus together with AS* and UDS*/LDS* to generate a memory access request whenever it wishes to write to or read from the shared memory. The memory requests, Request_1* and Request_2*, are sampled by two positive-edge triggered latches. The latch to be clocked first locks out the other latch, so that the latter cannot respond to a request at its input. The secret of the arbiter is its use of an antiphase clock to provide different sampling points for the request inputs.

Figure 10.32 provides a timing diagram for the case in which both processors request the bus simultaneously. As we can see, processor 2 wins the request, and processor 1 must wait until processor 2 has relinquished the bus. That is, processor 1 does not have to try again—it simply waits for the memory to become free. Processor 1 determines that the bus is once more free by the eventual assertion of its DTACK*.

Initially, the arbiter is in an idle state with both request inputs inactive-high. Therefore, both D inputs to latches 1a and 2a are high and in a steady state condition. Outputs AA, BB, ENABLE_1*, and ENABLE_2* are all high.

Suppose that Request_1* and Request_2* are asserted almost simultaneously when the clock is in a high state. This results in the outputs of both OR gates (A and B) going low simultaneously. The cross-coupled feedback inputs to the OR gates (ENABLE_1* and ENABLE_2*) are currently both low.



Figure 10.30 Dual-ported RAM

Figure 10.31 Arbiter


On the next rising edge of the clock, the Q output of latch 1a (i.e., AA) and the Q output of latch 2a (i.e., BB) both go low. However, as latch 2a sees a rising edge clock first, its Q output goes low one-half a clock cycle (40 ns) before latch 1a's output also goes low.

When a latch is clocked at the moment its input is changing, it may enter a metastable state lasting up to about 75 ns before the output of the latch settles into one state or the other. We discuss metastability in detail when we describe the VMEbus. For this reason a second pair of latches is used to sample the input latches after a period of 80 ns.

Thus, 80 ns (one clock cycle) after Request_2* has been latched and output BB forced low, the output of latch 2b, ENABLE_2*, goes low. Its complement, ENABLE_2, is fed back to OR gate 1, forcing input A high. After a clock cycle, AA also goes high. Because ENABLE_2* is connected to latch 1b's active-low preset input, latch 1b is held in a high state.

At this point, ENABLE_1* is negated and ENABLE_2* asserted, permitting processor 2 to access the bus. The access is completed by the generation of a DTACK_1* (described later) and by the negation by processor 2 of its AS* and UDS*/LDS* outputs.

When processor 1 relinquishes the memory, Request_2* becomes inactive-high, causing first B, then BB, and finally ENABLE_2* to be negated as the change ripples through the arbiter. Once ENABLE_2* is high, ENABLE_2 goes low, causing the output of OR gate 1 (i.e., A) to go low. This is clocked through latches 1a and 1b to force ENABLE_1* low and to therefore permit processor 1 to access the memory. Of course, once ENABLE_1* is asserted, any assertion of Request_2* is ignored.


Figure 10.32 Timing diagram of the arbiter of Figure 10.31

The remaining aspect of the dual-ported RAM to be considered is the generation of DTACK_1* and DTACK_2* by the arbiter. Many circuits that produce a DTACK* response to the assertion of the processor's address strobe following a valid address would not be suitable for a dual-ported RAM. A glance at the timing diagram of a **TAS** instruction reveals the difficulty unique to **TAS**. **TAS** is the only instruction that requires two handshake cycles (one to acknowledge the read cycle and one to acknowledge the write cycle) while AS* is continually asserted.

Figure 10.33 shows how DTACK_1* for processor 1 is generated from UDS1* (or LDS1*), Request_1*, and ENABLE_1* from the arbiter. DTACK_1* is generated in the normal fashion by holding a shift register (74LS164) in a clear state whenever Request_1* (i.e., CS1*) is inactive-high and then using the shift register to shift a clock pulse along when it is enabled. In this case, the shift register is also reset when UDS1* and LDS1* are negated. Consequently, the circuit generates the two consecutive DTACK_1*'s required during a **TAS** operation. Figure 10.34 provides a timing diagram for the DTACK* generator. Note that DTACK_2* is generated in an identical way, except that the shift clock is derived from the complement of the arbiter clock.


We have now completed the hardware design of a dual-ported RAM. In use it may be accessed by a processor as follows:

Figure 10.33 Generating DTACK* in the dual-processor system



SHARED_MEMORY	EQU	\$F00000	Location of memory block
SEMAPHORE	DS.W	1	First word = semaphore
	.		
	LEA	SEMAPHORE,A0	Point to semaphore
WAIT	TAS	(A0)	Test and set semaphore
	BMI	WAIT	Repeat until semaphore set

Figure 10.34 Timing diagram of the DTACK* generator



```

:                               )
:                               )Critical section
:                               )
CLR.B    (AO)                  Clear semaphore

```

The address of the semaphore is loaded into A0 and the **TAS** and **BMI** loop repeated until the semaphore is found to have its bit 7 clear (i.e., **BMI WAIT** not taken). When bit 7 of the semaphore is clear it is set by the **TAS** to enable the processor to take control of the shared memory.

The next part of the program is called the critical section because it is the region that must be executed to completion without any other processor accessing its data. Once the critical section has been completed, the shared memory is de-allocated by **CLR.B (AO)**, which resets the semaphore.

10.3

VMEBUS

Now that we have described the way in which a bus operates, we are going to look at a bus designed specifically for 68000 systems. The VMEbus is intended to support the 68000-series microcomputers and is a backplane bus. The VMEbus is asynchronous only in the sense that the 68000 is asynchronous; that is, memory accesses of a variable duration are possible by means of the 68000's DTACK* input. The VMEbus is, to some extent, a synchronous bus, as the latching of addresses and data is controlled by a system clock.

Motorola developed its own bus, the VERSAbus, for use on its EXORmacs 68000 development system. The VERSAbus is a particularly large bus (physically), and a version suited to the popular Eurocard was developed by Motorola in 1981. The Eurocard is available as a single card (160 × 100 mm) or as a double card (160 × 233.4 mm). The bus developed for these cards was called the *Versa Module Europe* bus and is now known as the VMEbus.

The VMEbus was rapidly adopted as a standard by industry and is now supported by Motorola, Signetics, Mostek, Philips, and Thomson-EFCIS. Although the Eurocard originated in Europe, it is also popular in the United States and is displacing other, more conventional, formats. Today, many independent manufacturers produce a wide range of Eurocard modules for the VMEbus.

In September 1983 the IEEE Standards Board gave their approval to the VMEbus standards group and assigned project number P1014 as the IEEE reference number to this bus during its development phase. The VMEbus was approved by the IEEE in 1984 and is therefore known officially as the IEEE 1014 bus. Similarly, the International Electrochemical Commission, IEC, started formal standardization of the VMEbus in 1982 and called it the IEC 821 bus. The American National Standards Institute approved the VMEbus standard in September 1987 as ANSI/IEEE STD 1014-1987.

A definitive treatment of the VMEbus is impossible to provide here. The VME system architecture manual that defines the bus is several hundred pages long. Only an overview of the bus and its characteristics can be given. The purpose of the VMEbus is to allow the systems designer to put together a microprocessor system by buying off-the-shelf hardware and software components. This approach can be very economical, particularly as it frees the designer to spend more time on those parts of the system that must be custom-made. The formal objectives of the VMEbus are

1. To provide communication facilities between two devices (i.e., cards) on the VMEbus without disturbing the internal activities of other devices interfaced to it. In plain English, we can plug in a new card without “harming” the existing system.
2. To specify the electrical and mechanical system characteristics required to design devices that will reliably and unambiguously communicate with other devices interfaced to the VMEbus.
3. To specify protocols that precisely define the interaction between the VMEbus and devices interfaced to it.
4. To provide terminology and definitions that precisely describe system protocols.
5. To allow a broad range of design latitude so that the designer can optimize cost and performance without affecting system compatibility.
6. To provide a system where performance is primarily device limited rather than system-interface limited.

The VMEbus has been designed with flexibility in mind and can operate with data widths of 8, 16, or 32 bits, and with 24- or 32-bit address buses. The VMEbus complements all the powerful features of the 68000 (except for its synchronous bus) and has important facilities of its own.

VMEbus Electrical Characteristics

The VMEbus is, essentially, a TTL-logic-compatible bus that employs the logic levels you would expect to find in any conventional digital system. The VMEbus specification defines the characteristics of signals explicitly and states what is and what is not permissible. For example, the maximum length of a VMEbus is specified as no longer than 19.68 in (500 mm) with no more than 21 slots.

Not only does the VMEbus specification define the obvious (e.g., $V_{cc} = 5\text{ V}$), it covers subtleties (e.g., the upper limit on V_{cc} is $5 + 0.25\text{ V}$, the lower limit is $5 - 0.125\text{ V}$, and the maximum permitted ripple on V_{cc} is 50 mV peak-to-peak). Reading a standard like that of the VMEbus is an interesting experience, not the least because it illustrates just how many factors you have to take into account when formally specifying a standard.

The worst-case VMEbus signal levels are defined as

$$V_{OH} \text{ (minimum)} = 2.4\text{ V}$$

$$V_{IH} \text{ (minimum)} = 2.0\text{ V}$$

$$V_{IL} \text{ (maximum)} = 0.8\text{ V}$$

$$V_{OL} \text{ (maximum)} = 0.6\text{ V}$$

These values provide a minimum high-state dc noise immunity of 0.4 V and a minimum low-state dc noise immunity of 0.2 V.

Rule 6.10 in the VMEbus specification document states that all boards shall provide input clamping on each signal line they monitor, to prevent negative excursions below -1.5 V ; that is, all receivers connected to a VMEbus line should employ diode clamping. All this means is that the input circuit should have a reverse-biased diode connected between it and ground. If the input falls below ground level (usually due to a negative reflection or ringing on the bus), the clamping diode conducts and limits the negative-going input voltage excursion to about 1 V. Diode clamping avoids negative voltages on signal lines, which might otherwise damage inputs. Having laid down rule 6.10 (which might

frighten the VMEbus user into buying a load of diodes for input clamping), observation 6.4 in the VMEbus specification tells us that standard 74LS-series and 74F-series logic elements have internal clamping diodes on their inputs, and therefore we don't have to worry about rule 6.10 after all.

Some VMEbus lines (i.e., strobes) might have a heavy loading, and the specification states that AS*, DS0*, and DS1* should have the following drive capability:

$$I_{OL} = 64 \text{ mA minimum}$$

$$I_{OH} = 3 \text{ mA minimum}$$

$$I_{OS} = 50 \text{ mA minimum}$$

$$I_{OS} = 225 \text{ mA maximum}$$

$$I_{OZL} = 450 \text{ } \mu\text{A maximum}$$

$$I_{OZH} = 100 \text{ } \mu\text{A maximum}$$

$$C_T = 20 \text{ pF maximum (output capacitance including PCB tacks)}$$

Note that I_{OS} is the short-circuit current of a gate and is the maximum output current when its output is clamped at ground. I_{OZL} and I_{OZH} represent the maximum current leakage of the drivers when their outputs are floating (i.e., tristated).

The address, data, address modifier, IACK*, LWORD*, and WRITE* control lines have similar characteristics to the address/data strobes, except that I_{OL} needs to be no more than 48 mA and I_{OZL}/I_{OZH} is 700/150 μA .

Some of the VMEbus lines (the bus arbitration/IACK lines to be described later) do not drive more than one input, and these have relatively modest drive specifications:

$$I_{OL} = 8 \text{ mA maximum}$$

$$I_{OH} = 400 \text{ } \mu\text{A maximum}$$

$$V_{OH} = 2.7 \text{ V (minimum) at } I_{OH} = 400 \text{ } \mu\text{A}$$


The VMEbus termination network described in Figure 10.23 is mandatory (a termination network must be applied to each end of a signal line). In addition to reducing reflections, the termination network provides a high state for open-collector outputs and restores a signal line to a high-level state when all three-state drives connected to it are disabled.

The VMEbus specification does not specify the actual impedance of the signal lines, but it does recommend that the backplane be designed to produce an impedance as close to 100 Ω as possible.

VMEbus Mechanics

VMEbus cards are designed to slot into a 19-in (482.6 mm) rack that may be either 3U (132.5 mm) or 6U (265.9 mm) high. Figure 10.35 shows a card frame that supports both the single Eurocard (3U height) and double Eurocard (6U height) formats. The cards themselves are either single-height boards 100 mm (3.937 in) by 160 mm (6.299 in) deep or double-height boards 233.35 mm (9.187 in) high and 160 mm deep. Figure 10.36 illustrates a double-height board. A clever feature of the VMEbus is its two connectors, called P1 and P2. If the VMEbus had all the facilities it needed on one connector, it would be unwieldy. Moreover, the cut-down version (i.e., 3U size) of a Eurocard would be impossible to construct.

The approach adopted by the VMEbus is to define a primary connector P1 and a secondary connector P2. All the functions necessary to implement a basic VMEbus are

Figure 10.35 Card frame (reprinted by permission of Motorola Limited)

provided by P1, which permits the construction of a system based entirely on standard Eurocards. Connector P2 provides expansion facilities, permitting the bus to be extended from 24 to 32 address bits and from 16 to 32 data bits. The connector on the card is referred to as P1 (or P2) and the connector on the backplane is referred to as J1 (or J2).

Both connectors are two-piece devices with three rows of 32 pins (96 in all) and conform to DIN 41612 standard. A VME backplane may be implemented as a single backplane (for P1) or a double backplane for P1 and P2. Invariably, separate backplanes are used for P1 and P2 rather than a double backplane.


Functions Provided by the VMEbus

Although the VMEbus is a single entity and is not physically subdivisible, its specification logically divides the bus into four distinct subbuses, as illustrated in Figure 10.37. The positions along the VMEbus into which cards are plugged are called *slots*. In VMEbus terminology, a module is a collection of electronic components with a single functional purpose. More than one such module may exist on the same card.

From Figure 10.37, we can see that the VMEbus system definition specifies a number of modules that form the interface between the VMEbus backplane and the various user modules making up the microcomputer. The functional modules forming part of the VMEbus specification are

1. **DTB requester.** "DTB" stands for data transfer bus and includes the address and signal paths necessary to execute a data transfer (8, 16, or 32 bits) between a

Figure 10.36 Dimensions of a double-height VME card (*reprinted by permission of Motorola Limited*)




Note: Board thickness 1.6 ± 0.2 reference IEC 249-2. All dimensions are shown in millimeters.

DTB master and a DTB slave. A DTB requester is a module on the same board as a master or interrupt handler and is capable of requesting control of the data transfer bus whenever its master or interrupt handler needs it.

2. **Interrupter.** An interrupter is a functional module capable of requesting service from a master subsystem by generating an interrupt request. The interrupter must also provide status information when the interrupt handler requests it.
3. **Interrupt handler.** An interrupt handler is a functional module capable of detecting interrupt requests and initiating appropriate responses.
4. **DTB arbiter.** A data transfer bus arbiter is a functional module that receives requests for the DTB from other modules, prioritizes them, and grants the bus to the appropriate requester.

Figure 10.37 VMEbus (reprinted by permission of Motorola Limited)



5. *DTB slave.* A DTB slave, or simply slave, is a functional module capable of responding to a data transfer operation initiated by a master; for example, a memory module is a typical DTB slave.
6. *DTB master.* A DTB master, or simply master, is a functional module capable of initiating bus transfers. A 68000 is a prime example of a DTB master. Note that all 68000s are not necessarily DTB masters. A 68000 on a card may operate entirely locally and may not be able to access the VMEbus itself.

Now that we have defined the functions of some of the modules forming part of the VMEbus specification, we can look at the four groups of signals making up the VMEbus:

1. *Data transfer bus.* The data transfer bus is the data and address pathways and their associated control signals, and is employed for the purpose of transferring data from a DTB master to a DTB slave. Of all the buses, the DTB most closely matches the corresponding pin functions (i.e., the asynchronous bus) of the 68000.
2. *DTB arbitration bus.* At any instant a VMEbus can be configured with only one master that is capable of transferring data between itself and one or more slaves. The DTB arbitration bus and its associated DTB arbiter module provide a means of transferring control of the DTB between two or more masters in an orderly manner.
3. *Priority interrupt bus.* The priority interrupt bus and its associated modules extend the interrupt-handling capabilities of the 68000 microprocessor (see Chapter 6). The priority interrupt capability of the VMEbus provides a means by which devices can request interruption of normal bus activity and can be serviced by an interrupt handler. These interrupt requests can be prioritized into a maximum of seven levels.
4. *Utilities bus.* The utilities bus is a “miscellaneous functions bus” by another name and includes the system clock, a system reset line, a system fail line, and an ac fail line.

The pin assignments of the P1 connector of the VMEbus are given in Table 10.7. These pins provide all the functionality of the four subbuses. Table 10.8 gives the pin assignments of the P2 connector. We can see that the J2 bus is divided between user-defined I/O pins and an extension of the J1 address and data buses to 32 bits. The J2 bus is not considered further here.

Data Transfer Bus As stated previously, the DTB is little more than an extension of the 68000's asynchronous bus. Moreover, the specification of the DTB is given in terms of the timing diagrams and protocol flow diagrams introduced in Chapter 4. The signals of the DTB are defined in Table 10.9.

Eight- or 16-bit data transfers are controlled exactly as in the 68000 itself, with DS1* replacing UDS* and DS0* replacing LDS*. A new function is provided by LWORD*, which, when asserted, permits a 32-bit longword data transfer on D₀₀ to D₃₁. Note that longword transfers require that both P1 and P2 connectors be present. Longword data transfers can, of course, be implemented by the 68020 CPU, but not by a 68000 or a 68010. In systems that do not support 32-bit data transfers, the DTB master must put an inactive-high level on LWORD*.

Table 10.7
Pi pin
assignments on
the J1 VMEbus

Pin Number	<i>Signal Mnemonic</i>		
	Row A	Row B	Row C
1	D ₀₀	BBSY*	D ₀₈
2	D ₀₁	BCLR*	D ₀₉
3	D ₀₂	ACFAIL*	D ₁₀
4	D ₀₃	BG0IN*	D ₁₁
5	D ₀₄	BG0OUT*	D ₁₂
6	D ₀₅	BG1IN*	D ₁₃
7	D ₀₆	BG1OUT*	D ₁₄
8	D ₀₇	BG2IN*	D ₁₅
9	GND	BG2OUT*	GND
10	SYSCLK	BG3IN*	SYSFAIL*
11	GND	BG3OUT*	BERR*
12	DS1*	BR0*	SYSRESET*
13	DS0*	BR1*	LWORD*
14	WRITE*	BR2*	AM5
15	GND	BR3*	A ₂₃
16	DTACK*	AM0	A ₂₂
17	GND	AM1	A ₂₁
18	AS*	AM2	A ₂₀
19	GND	AM3	A ₁₉
20	IACK*	GND	A ₁₈
21	IACKIN*	SERCLK	A ₁₇
22	IACKOUT*	SERDAT*	A ₁₆
23	AM4	GND	A ₁₅
24	A ₀₇	IRQ7*	A ₁₄
25	A ₀₆	IRQ6*	A ₁₃
26	A ₀₅	IRQ5*	A ₁₂
27	A ₀₄	IRQ4*	A ₁₁
28	A ₀₃	IRQ3*	A ₁₀
29	A ₀₂	IRQ2*	A ₀₉
30	A ₀₁	IRQ1*	A ₀₈
31	-12 V	+5 standby	+12 V
32	+5 V	+5 V	+5 V

A special feature of the DTB is the 6-bit address modifier, bits AM0 to AM5. The purpose of the address modifier bits is to allow the master to pass up to 6 bits of additional information to a slave during a data transfer. The modifier bits may provide the information present on FC0 to FC2 from the 68000. To a great extent, the way in which this information is encoded and actually employed is left up to the user. Some possible applications of the address modifier bits are now given:

1. *System partitioning.* Slaves may be programmed with an address modifier value that must match the value on AM0 to AM5 if they are to take place in a valid data exchange with a master. In this way, a slave may be assigned to a given master even though other masters generate addresses falling within the slave's address

Table 10.8
P2 pin
assignments on
the J2 VMEbus

Pin number	<i>Signal Mnemonic</i>		
	Row A	Row B	Row C
1	User I/O	+5 V	User I/O
2	User I/O	GND	User I/O
3	User I/O	Reserved	User I/O
4	User I/O	A ₂₄	User I/O
5	User I/O	A ₂₅	User I/O
6	User I/O	A ₂₆	User I/O
7	User I/O	A ₂₇	User I/O
8	User I/O	A ₂₈	User I/O
9	User I/O	A ₂₉	User I/O
10	User I/O	A ₃₀	User I/O
11	User I/O	A ₃₁	User I/O
12	User I/O	GND	User I/O
13	User I/O	+5 V	User I/O
14	User I/O	D ₁₆	User I/O
15	User I/O	D ₁₇	User I/O
16	User I/O	D ₁₈	User I/O
17	User I/O	D ₁₉	User I/O
18	User I/O	D ₂₀	User I/O
19	User I/O	D ₂₁	User I/O
20	User I/O	D ₂₂	User I/O
21	User I/O	D ₂₃	User I/O
22	User I/O	GND	User I/O
23	User I/O	D ₂₄	User I/O
24	User I/O	D ₂₅	User I/O
25	User I/O	D ₂₆	User I/O
26	User I/O	D ₂₇	User I/O
27	User I/O	D ₂₈	User I/O
28	User I/O	D ₂₉	User I/O
29	User I/O	D ₃₀	User I/O
30	User I/O	D ₃₁	User I/O
31	User I/O	GND	User I/O
32	User I/O	+5 V	User I/O

Table 10.9
Signals of the
data transfer
bus (DTB)

VMEbus Mnemonic	68000 Mnemonic	Name
A ₀₁ –A ₃₁	A ₀₁ –A ₃₁	Address bus
D ₀₀ –D ₃₁	D ₀₀ –D ₃₁	Data bus
AS*	AS*	Address strobe
LWORD*	None	Longword
DS1*	UDS*	Data strobe 1
DS0*	LDS*	Data strobe 0
WRITE*	R/W*	Write
DTACK*	DTACK*	Data acknowledge
BERR*	BERR*	Bus error
AM0–AM5	None	Address modifier bus

- range. Accesses by other masters will be ignored. The effect of this arrangement is to partition the slaves among the masters.
2. *Memory map manipulation.* Slaves may be designed to respond to more than one range of addresses, the actual range depending on the current address modifier received from the master. Thus the master places the system resources in selected map locations by providing different address modifier codes.
 3. *Privileged access.* Because slaves may be designed to respond to some address modifier values and not to others, different levels of privilege may be established. A master executing a data bus transfer (DBT) puts out a level of privilege on AM0 to AM5 and a slave responds only if it is able to operate at that level of privilege.
 4. *Address range determination.* As a full implementation of the VMEbus offers 32 address bits, each slave requires a rather large amount of address decoding circuitry (see Chapter 5) to determine whether the current address in the 4-Gbyte range falls within its own range. By using address modifier bits to specify a short address on A₀₁ to A₁₅, a standard address on A₀₁ to A₂₃, or an extended address on A₀₁ to A₃₁, slaves with rather simpler address decoding circuits may be built.

Table 10.10 lists the address modifier codes specified in ANSI/IEEE STD 1014-1987. Address modifier codes can be provided by hard-wired logic or generated by DIP switches (set by the user). However, a much more flexible way of generating address modifier codes is to use a PROM (which can easily be changed if the system is modified or updated). Figure 10.38 illustrates this application of a PROM, in which the function code and address lines A₂₃ to A₁₆ from a 68000 are employed to generate a 6-bit address modifier code.

Data Transfer on the VMEbus When a module wishes to transfer data to or from a slave, it must first acquire control of the bus (if it is not already a bus master) via its bus requester module, to be described later. Once a module is a bus master, it executes a data transfer in very much the same way as a 68000. Of course, adaptation of a 68000 CPU to the VMEbus is very easy: Only the appropriate buffering between the chip and the bus is needed. Other CPUs can be interfaced to the VMEbus but not necessarily as conveniently as the 68000.

Figure 10.39 defines the VMEbus protocol for a DTB byte read cycle. This diagram is essentially the same as the protocol diagram for a 68000 read cycle in Chapter 4, apart from its greater detail and the inclusion of LWORD* and IACK*. The setting of IACK* high indicates that the master is not executing an interrupt acknowledge cycle.

The VMEbus specification also provides a number of timing diagrams to augment the protocol diagrams. Once more, these diagrams mirror the 68000's read and write cycle timing diagrams.

Although the 68000's bus cycles and the VMEbus's data transfer cycles are effectively identical, there is one significant difference. The VMEbus standard states that a master shall assert its address strobe, AS*, 35 ns after the address on the address bus has stabilized. An 8-MHz 68000 specifies t_{AVSL} , address valid to AS*, asserted as 30 ns, and all faster members of the 68000 family specify much shorter values for t_{AVSL} . Consequently, you can interface all the 68000's asynchronous bus signals directly

Table 10.10 Address modifier codes

Hex Code	<i>Address modifier</i>						Function
	5	4	3	2	1	0	
3F	H	H	H	H	H	H	Standard supervisory block transfer
3E	H	H	H	H	H	L	Standard supervisory program access
3D	H	H	H	H	L	H	Standard supervisory data access
3C	H	H	H	H	L	L	Reserved
3B	H	H	H	L	H	H	Standard nonprivileged block transfer
3A	H	H	H	L	H	L	Standard nonprivileged program access
39	H	H	H	L	L	H	Standard nonprivileged data access
38	H	H	H	L	L	L	Reserved
37	H	H	L	H	H	H	Reserved
36	H	H	L	H	H	L	Reserved
35	H	H	L	H	L	H	Reserved
34	H	H	L	H	L	L	Reserved
33	H	H	L	L	H	H	Reserved
32	H	H	L	L	H	L	Reserved
31	H	H	L	L	L	H	Reserved
30	H	H	L	L	L	L	Reserved
2F	H	L	H	H	H	H	Reserved
2E	H	L	H	H	H	L	Reserved
2D	H	L	H	H	L	H	Short supervisory access
2C	H	L	H	H	L	L	Reserved
2B	H	L	H	L	H	H	Reserved
2A	H	L	H	L	H	L	Reserved
29	H	L	H	L	L	H	Short nonprivileged access
28	H	L	H	L	L	L	Reserved
27	H	L	L	H	H	H	Reserved
26	H	L	L	H	H	L	Reserved
25	H	L	L	H	L	H	Reserved
24	H	L	L	H	L	L	Reserved
23	H	L	L	L	H	H	Reserved
22	H	L	L	L	H	L	Reserved
21	H	L	L	L	L	H	Reserved
20	H	L	L	L	L	L	Reserved
1F	L	H	H	H	H	H	User-defined
1E	L	H	H	H	H	L	User-defined
1D	L	H	H	H	L	H	User-defined
1C	L	H	H	H	L	L	User-defined
1B	L	H	H	L	H	H	User-defined
1A	L	H	H	L	H	L	User-defined
19	L	H	H	L	L	H	User-defined
18	L	H	H	L	L	L	User-defined
17	L	H	L	H	H	H	User-defined
16	L	H	L	H	H	L	User-defined
15	L	H	L	H	L	H	User-defined
14	L	H	L	H	L	L	User-defined


Table 10.10 Address modifier codes (*Continued*)

Hex Code	Address modifier						Function
	5	4	3	2	1	0	
13	L	H	L	L	H	H	User-defined
12	L	H	L	L	H	L	User-defined
11	L	H	L	L	L	H	User-defined
10	L	H	L	L	L	L	User-defined
0F	L	L	H	H	H	H	Extended supervisory block transfer
0E	L	L	H	H	H	L	Extended supervisory program access
0D	L	L	H	H	L	H	Extended supervisory data access
0C	L	L	H	H	L	L	Reserved
0B	L	L	H	L	H	H	Extended nonprivileged block transfer
0A	L	L	H	L	H	L	Extended nonprivileged program access
09	L	L	H	L	L	H	Extended nonprivileged data access
08	L	L	H	L	L	L	Reserved
07	L	L	L	H	H	H	Reserved
06	L	L	L	H	H	L	Reserved
05	L	L	L	H	L	H	Reserved
04	L	L	L	H	L	L	Reserved
03	L	L	L	L	H	H	Reserved
02	L	L	L	L	H	L	Reserved
01	L	L	L	L	L	H	Reserved
00	L	L	L	L	L	L	Reserved

Note: L = low-signal level

H = high-signal level


Figure 10.38
Using a PROM
to generate
address
modifier codes



to the VMEbus (after suitable buffering), but the 68000's AS* output must be delayed. Figure 10.40 demonstrates how AS* can be delayed with a simple D flip-flop.


The address strobe, AS*, from the 68000 goes low t_{CHSL} seconds after the rising edge clock at the start of the S2 state. Consider an 8-MHz version of the 68000. The

Figure 10.39
Protocol
flowchart for a
DTB single-byte
read cycle



quoted value for t_{CHSL} is 3–60 ns. This figure means that AS* may go low at any time in state S2. Indeed, additional circuit delays external to the 68000 may even cause AS* to go low at the beginning of bus state S3.

By using a positive-edge-triggered D flip-flop to latch the 68000's address strobe, the VMEbus's AS* will not be asserted until the beginning of state S4. Therefore, VMEbus AS* will not be asserted until at least 60 ns after the address from the 68000 has become stable. Even a 16-MHz 68000 will guarantee an address setup time of better than 30 ns.

Figure 10.40 Generating AS* for the VMEbus from the 68000's AS*

In addition to normal 68000-style data transfers, the DTB part of the VMEbus supports both block transfers and address-only cycles. A *block read* (or write) cycle is used to transfer 1 to 256 bytes of data to or from a slave. The difference between a conventional sequence of data transfers and a block transfer is that the address (and address modifier code) is presented at the beginning of the block transfer and is held constant throughout the data transfer. The slave itself locally increments the address after each byte is transferred.

Note that block transfers always take place in ascending order. The master puts out the lowest address in the block, and the slave counts upward as successive bytes are transferred. A block transfer is initiated exactly like a VMEbus read/write cycle. Once the first transfer has taken place, the master maintains AS* asserted and toggles the data strobe(s) each time a transfer takes place.

Since AS* is asserted low throughout the block transfer, no other device should attempt to access the VMEbus while a master is driving AS* low. In other words, AS* is more than a simple address strobe; it is an indication that the VMEbus is being actively used.

The *address-only cycle* is a DTB cycle in which an address is broadcast but no data is transferred. That is, an address is placed on the address bus and AS* is asserted, but neither of the data strobes is asserted. Slaves do not acknowledge an address-only cycle, and therefore the cycle is terminated when the master negates AS*. Handshaking between the master and slave does not take place, and DTACK* and BERR* are not asserted at the end of an address-only cycle. Incidentally, the address-only cycle is the only cycle on the DTB that does not transfer data.

Address-only cycles can be used to trigger user-defined activity within slaves. They can be transmitted to slaves that do not (or cannot) respond without forcing a bus error exception. The VMEbus specification makes the observation that address-only cycles can be used to allow a slave to decode an address concurrently with the CPU board.

One final comment on the DTB should be made concerning address pipelining. Since separate address and data strobes are used to control a bus cycle, it is perfectly possible for a master to broadcast the next address while data is still being transferred in the current cycle.

Since neither the 68000 nor the VMEbus employs a multiplexed address and data bus, the address bus becomes redundant after the slave has latched (or otherwise “used”) the address from the master. However, an address pipelining mechanism cannot be imposed on the VMEbus retrospectively by simply saying that, for example, the master’s address should be disregarded 60 ns after the assertion of AS*. Address pipelining has to fit in with the 68000’s existing mode of operation.

Once the master has detected that the slave taking part in the current cycle has acknowledged the cycle by asserting DTACK* or BERR*, it may change the address on the address bus. This restriction makes sense, because an acknowledgment from the slave implies that the current address has been accepted and acted upon. After driving AS* high for its minimum negated time, the master may drive AS* low again. The master must, of course, negate AS* before asserting it again; otherwise the slave would not be able to recognize the new address (since an address is captured on the falling edge of AS*).

You might wonder what the essential difference is between address pipelining and a normal DTB cycle. In a pipelined cycle, the master may issue a new address and address strobe as soon as it detects DTACK* (or BERR*), even though the master has not yet read data from the data bus or negated its data strobe. In a normal cycle, a new address is not issued until AS*, the data strobe(s), and DTACK* have all been negated.

A corollary of address pipelining is that a slave must be designed to take account of the fact that address pipelining might take place (even if the slave is not designed to respond to address pipelining). This restriction (rule 2.18 in the VMEbus specification) may seem a little strange, but it is both logical and necessary. If a slave were to be designed on the assumption that the address on the address bus were valid throughout the cycle, a pipelined address might cause its incorrect operation. Rule 2.18 of the VMEbus specification states that “slaves **MUST NOT** be designed on the assumption that they will never encounter pipelined cycles.”

It is not difficult to comply with rule 2.18. For example, a slave may be designed to latch the current address on the falling edge of AS* from the master. The address is now captured for the duration of the current cycle. If the address latch is prevented from latching a new address until after the data strobe(s) and DTACK* have been negated, any pipelined address appearing during the current bus cycle will be ignored.

The VMEbus specification suggests that problems caused by address pipelining can be eliminated simply by ensuring that the slave initiates data transfers only on the falling edge of the data strobe(s), rather than a simultaneous low level on both the address and data strobes. Doing this may, of course, slow the system down during write cycles, since the data strobe is not asserted until two clock states after the address strobe.

DTB Arbitration Bus arbitration is a mechanism that enables control of the DTB to be passed to one master in a group of masters, all of which are requesting use of the

DTB. Systems with only one processor and no other *processorlike* modules such as DMA devices do not require the VMEbus's DTB arbitration facilities. Here we discuss only the arbitration facilities offered by the VMEbus (i.e., we do not discuss the way in which the various modules implement arbitration).

Before we look at the arbitration subbus of the VMEbus, we need to form a mental picture of what is really happening on the VMEbus. I used to think of the VMEbus as just another backplane bus (i.e., like the PC bus). I was wrong. The VMEbus belongs in an entirely different category, and it might be more reasonable to call it a *tightly coupled, high-bandwidth, low-latency local area network* than a backplane bus.

A traditional backplane bus is used by a microprocessor to communicate with memory and peripherals (usually on another card). The increase in memory capacity over the past decade coupled with the development of sophisticated peripherals has made it possible to put together very powerful systems with large memories on a *single board*. Consequently, a microprocessor might need to communicate with other cards in the system relatively infrequently.

The VMEbus is well suited to systems in which several modules (each of which contains a processor and memory) operate in parallel. These modules communicate with each other via the VMEbus relatively infrequently. In such an environment each module (i.e., potential bus master) requires some mechanism that permits it to request access to the VMEbus. Equally, a mechanism must be implemented to determine which module is to get control of the bus and to perform an orderly transfer of VMEbus ownership from the current bus master to the would-be bus master.

In what follows, *requester* refers to the mechanism employed by a master to gain control of the VMEbus's DTB. Similarly, *arbiter* refers to the module in slot 1 that decides which requester is to get control of the bus. A VME system may have only one arbiter but several requesters. The design of the arbiter is left up to the designer of the VME system and is not laid down by the VMEbus specification.

We have just said that requesters can compete for mastership of the DTB, which implies that there is more than one request line (just as there is more than one interrupt request line). The VMEbus supports four levels of bus request, called BR0* (lowest priority) to BR3* (highest priority). Four levels of priority are a compromise between the desire to have as many priority levels as possible and the need to restrict the number of VMEbus tracks to 96.

The VMEbus arbitration subbus employs a total of 14 lines, which are arranged into two groups. One group is made of lines driven by requester modules in DTB masters, and the other group is made up of lines driven by the arbiter, which, as we have already stated, must be physically located in slot 1. Table 10.11 gives the names and mnemonics of the arbitration bus lines.

The VMEbus supports four levels of arbitration (the 68000 itself supports only one level). In general, the systems designer or "integrator" must decide (for each module with a 68000) which of the four VMEbus levels of arbitration is to be connected to the 68000's arbitration pins. Two types of module take part in an arbitration process: the DTB requesters, forming part of a bus master, and the DTB arbiter, which belongs to the system controller and acts on the bus globally.

Before we look at how the arbitration lines are used, we describe three of the ways in which a VMEbus arbiter might operate. Whenever a situation arises in which a number of entities are competing for limited resources (be they people or bus masters), an algorithm

Table 10.11
VME arbitration
bus

Pin/Row	Mnemonic	Name	Group	Function
12b	BR0*	Bus request 0	Requester	Used by requester to gain access to the DTB
13b	BR1*	Bus request 1	Requester	
14b	BR2*	Bus request 2	Requester	
15b	BR3*	Bus request 3	Requester	
5b	BG0OUT*	Bus grant out 0	Requester	Used by requester to pass on BGIN* from the arbiter
7b	BG1OUT*	Bus grant out 1	Requester	
9b	BG2OUT*	Bus grant out 2	Requester	
11b	BG3OUT*	Bus grant out 3	Requester	
1b	BBSY*	Bus busy	Requester	Indicates bus busy
2b	BCLR*	Bus clear	Arbiter	Informs master that the DTB is needed
4b	BG0IN*	Bus grant in 0	Arbiter	Used by arbiter to indicate level of DTB access
6b	BG1IN*	Bus grant in 1	Arbiter	
8b	BG2IN*	Bus grant in 2	Arbiter	
10b	BG3IN*	Bus grant in 3	Arbiter	

must be devised to deal with the distribution of the resources. In human terms, we can adopt “fair shares for all” policies, “first-come, first-served” policies, or “survival of the fittest” policies. Similar strategies have been applied to the VMEbus and are known as arbiter options. The following three options are available:

1. *Option RRS (round robin select).* The RRS option assigns priority to the DTB masters on a rotating basis. Each of the four levels of bus request has a turn at being the highest level. The four levels of bus request, BR0*–BR3*, are treated cyclically with BR3* following BR0*; that is, the sequence of successive highest levels of priority is BR0*–BR3*–BR2*–BR1*–BR0*–BR3*–BR2* At any instant, one of the four levels is made the highest level so that a requester at that level may gain control of the bus. If a requester at the current highest level does not wish to use the bus, the next level downwards is made the new highest level, and so on. For example, if the current highest level is BR2*, in the next cycle the highest level will be BR1*.

Suppose a requester is granted control of the bus. After the bus has been released, the next level downwards is made the new highest level and the cycle continues. Consequently, all levels of bus request become the highest priority in turn and no level is ever left out. Round robin select is a fair method of arbitration as all the masters are granted equal access to the bus.


2. *Option PRI (prioritized).* The PRI option assigns a level of priority to each of the bus request lines from BR3* (highest) to BR0* (lowest). Whenever a master requests access to the DTB bus, the arbiter deals with the request by comparing the new level of priority with the old (i.e., current) level. A higher-priority request always defeats a lower-priority request. Option PRI is similar to the 68000’s own interrupt request facilities. It is not a fair strategy, as a low-level request may, theoretically, never be serviced if higher priority devices are “greedy.”

3. *Single level (SGL).* The SGL option provides a minimal bus arbitration facility using bus request line BR3* only. The priority of individual modules is determined by “daisy-chaining,” so that the module next to the arbiter module in slot 1 of the VMEbus rack has the highest priority. As the position of a module moves further away from the arbiter, its priority becomes lower.


Scheduling algorithms other than these three types of arbitration may be used on the VMEbus. The arbitration algorithm may be selected by the user.

Arbitration Lines The arrangement of the VMEbus’s arbitration lines is illustrated in Figure 10.41, and the relationship of the lines and the arbiter and requester module is given in Figure 10.42. Note that in Figure 10.41, the bus_grant.in and the bus_grant.out lines are broken and run only from slot to slot rather than from end to end. A bus_grant.in from a left-hand module (i.e., higher-priority requester module) is passed out on its right as a bus_grant.signal. By convention, the level of a request is written as x (where $x = 0, 1, 2$, or 3). Therefore, the BGxOUT* of one module is connected to the BGxIN* of its right-hand neighbor.

Figure 10.41
Arrangement
of VMEbus
arbitration lines
on the J1 bus



Note: The bus_grant.in lines of slot 1 are driven by the arbiter which is plugged into slot 1; that is, the BGxIN* pins of slot 1 are not driven from the VMEbus.

Figure 10.42 Relationship between VMEbus, arbiter, and requester


The arrangement of Figure 10.41 is called daisy-chaining because of its *head-to-tail* nature; it adds a special feature to a bus line. A normal, continuous bus line transmits a signal in both directions to all devices connected to it. The daisy-chained line is unidirectional, transmitting a signal from one specific end to the other. Moreover, each module connected to (i.e., receiving from and transmitting to) a daisy-chained line may either pass a signal on down the line or inject a signal of its own onto the line.

As you can see in Figure 10.41, the arbiter in slot 1 sends a bus grant input to the card in slot 2. The card in slot 2 takes this bus grant input and passes it on as a bus grant output to the card in slot 3, and so on. In this way, a card receives a bus grant input from its left-hand neighbor and passes it on as a bus grant output to its right-hand neighbor. A card might choose to end the daisy-chain signal-passing sequence and not transmit a bus grant signal to its right-hand neighbor, as we shall soon see. If a slot is empty (i.e., no card is plugged into it), bus jumpers must be provided to route the appropriate bus_grant_in signals to the corresponding bus_grant_out terminals.

A DTB requester module makes a bid for control of the system's data transfer bus by asserting one of the bus request lines, BR0* to BR3*. Note that only one line is asserted and that the actual line is chosen by assigning a given priority to the requester. This priority may be assigned by on-board user-selectable jumpers or dynamically by software.

The arbiter in slot 1, on receiving a request for the bus, may (depending on the arbitration option in force) assert one of its bus_grant_out lines (BG0OUT* to BG3OUT*). The bus_grant_out signal then propagates down the daisy-chain. Each BGxOUT* arrives at the BGxIN* of the next module. If that module does not require access to the bus, it passes along the request on its BGxOUT* line. If, however, the module does wish to request the bus, it does not assert its BGxOUT* signal. Daisy-chaining provides automatic prioritization, because bus requesters further down the line do not receive a bus grant. Figure 10.43 provides a protocol flowchart of the VMEbus arbitration procedure.

Figure 10.43
Protocol
flowchart for
VMEbus
arbitration



Once a bus requester has been granted control of the data transfer bus by an active-low level on its BGxIN* input, it asserts bus busy (BBSY*) active-low. BBSY* performs roughly the same function in a VME system as BGACK* in a 68000 system. BBSY* is an input to the arbiter and is not daisy-chained but runs the length of the VMEbus. By asserting BBSY*, a requester signifies its possession of the bus, and control may not be taken back until the requester releases BBSY*. Note that this situation contrasts with the prioritization of interrupt requests. A low-priority interrupt may be serviced if no other interrupt is pending. A higher-level interrupt will always interrupt one with a lower priority. The arbitration bus functions differently. An active DTB master cannot be forced off the bus.

BBSY* must be asserted by a requester for at least 90 ns and remain asserted for at least 30 ns after the requester has released the bus. Furthermore, BBSY* must be asserted

until the requester's bus grant is negated in order to ensure that the arbiter has seen the BBSY* transition.

The bus clear line, BCLR*, from the arbiter informs the current DTB master that another master with a higher priority now wishes to access the bus. As we said before, the current master does not have to relinquish the bus within a prescribed time limit. Typically, it will release the bus at the first convenient instant. It releases the bus by negating BBSY*. There is no 68000 equivalent of the BCLR* line.

Bus clear is driven only by *option* PRI arbiters. Because the bus request lines have no fixed priority in a round-robin arbitration scheme, an RRS arbiter does not drive bus clear, BCLR*. In this case BCLR* will be driven inactive-high by the bus termination network.

Figure 10.42 shows how the arbiter module communicates with requester modules. The task of the arbiter is to prioritize incoming bus requests and to grant access to the appropriate requester. When operating in the fixed priority mode (PRI), the arbiter also informs any master currently in control of the DTB that a higher level of request is pending by asserting BCLR*.

Bus Requester Operation A bus requester module receives an indication from its DTB master (via the *master_wants_bus* signal in Figure 10.42) that the latter wishes to access the DTB. The requester then asserts the appropriate bus request.


After the arbitration has taken place, the requester reads the incoming bus grant signals, BGxIN*, and passes them unchanged on BGxOUT*. If the on-board master wants the DTB, and the requester's priority is equal to that on the BGxIN* inputs, the bus grant is latched internally, and a *master_granted_bus* signal is passed to the master. BBSY* is asserted by the requester as long as the master indicates its intention to use the bus.

The requester may implement one of two options for releasing the DTB. One is called *option* RWD (release when done), and the other is called *option* ROR (release on request). The simpler of the options is RWD, which requires the requester to release the bus as soon as the on-board master stops indicating bus busy. In other words, the master remains in control of the bus until its task has been completed. This situation can, of course, lead to undue *bus hogging*. The ROR option is more suitable in systems in which it is unreasonable to grant unlimited bus access to a master. The ROR requester monitors the four bus request lines. If it sees that another requester has requested service, it releases its BBSY* output and defers to the other request. The ROR option also reduces the number of arbitrations requested by a master, since the bus is frequently cleared voluntarily.

The Arbitration Process We now look briefly at an example of the arbitration sequence. Figure 10.44 demonstrates the sequence of events taking place during arbitration between two requesters at different levels of priority. Further examples are found in the VME system manual.

The sequence of events begins when both requester A and requester B assert their request outputs simultaneously. Requester A asserts BR1* and requester B asserts BR2*. Assuming that the arbiter detects BR1* and BR2* low simultaneously, the arbiter will assert only BG2IN* on slot 1, because BR2* has a higher priority than BR1*. When this signal has propagated down the daisy-chain to requester B, requester B will respond to BG2IN* low by asserting BBSY*. Requester B then releases BR2* and informs its own master that the DTB is now available.

Figure 10.44
Arbitrating
between two
requests on
different levels



After detecting that BBSY* has been asserted, the arbiter negates BG2IN*. At this point, both BR2* and BG2IN* are inactive-high, because BBSY* and the bus grants are interlocked, as shown in Figure 10.44. The arbiter is not permitted to negate a bus grant until it detects BBSY* low. When master B completes its data transfer or transfers, requester B releases BBSY*. The negation of BBSY* is conditional on BG2IN* remaining high and at least 30 ns having elapsed since the release of BR2*. The 30-ns delay ensures that the arbiter will not interpret the old active-low value of BR2* as another request. Requester B will wait until the 30-ns interval has elapsed and will then release BBSY*.

The arbiter interprets the release of BBSY* as a signal to arbitrate bus requests once more. Since BR1* is still active-low and is the only bus request line asserted, the arbiter grants access of the DTB to requester A by asserting BG1IN*. Requester A responds by asserting BBSY*. When master A has completed its data transfer, requester A releases BBSY*, provided BG1IN* has been received and 30 ns have elapsed since the release of BR1*. Since no bus request lines remain asserted when requester A releases BBSY*, the arbiter remains idle until a new request is made.

The preceding description is equally valid for both PRI and RRS option arbiters. The arbitration bus has been dealt with only superficially, and the reader is directed to the VMEbus manual for a definitive treatment. The 68000 systems designer must provide logic to interface between the 68000 bus master and the arbitration bus.

The final aspect of arbitration we introduce before moving on to the VMEbus's priority interrupt bus is the design of the bus arbitration control circuits and the arbiter itself. This topic could be expanded to fill an entire text, because it is more complex than you might first think. Here, we will just provide an overview. The reason for this complexity is a problem called *metastability*, which plagues the design of asynchronous systems.

Essentially, metastability is a state into which a clocked circuit such as a latch can fall if its data input changes at the same time it is clocked. That is, metastability can


result when a latch's data setup or hold times with respect to its clock are violated. The metastable state results in uncertainty in the output of the flip-flop until the metastable state is *resolved*. This resolution might take a few tens of nanoseconds. Consequently, we cannot guarantee that the output of a latch will be valid until some time after it has been clocked if we cannot guarantee that the latch's data setup and hold times have been met. In everyday terms, metastability is similar to the effect you would observe if you tossed a coin into the air and it landed on its edge—the coin might wobble for a short time before falling heads or tails up.

Synchronous systems can be designed to be free from the dangers of metastability, because the designer controls when flip-flops are clocked with respect to data at their inputs. Unfortunately, the designer has no such control over asynchronous systems. In the case of the VMEbus, the arbiter might be confronted with several asynchronous and near-simultaneous requests for service on BR0* to BR3*. If the arbiter is clocked at the instant its inputs are changing, it will enter a metastable state, and its output will not be immediately valid. Metastability is not a trivial problem, since it could lead to an unspecified state in which two masters are granted access to the bus simultaneously. (While a flip-flop is in a metastable state, its Q and Q* outputs might even be the same.)

The VMEbus specification for ANSI/IEEE STD 1014-1987 provides several sample circuits that can be used to perform arbitration. Here we will describe just two of them.

Figure 10.45 illustrates an asynchronous arbitration circuit that can be used on a card in slot *i* to control the BGxIN*–BGxOUT* arbitration daisy-chain. As we shall soon

Figure 10.45 Asynchronous arbitration and the BGxIN*–BGxOUT* daisy-chain



see, this circuit arbitrates between an incoming bus grant on the BGxIN*–BGxOUT* daisy-chain and a local request for the bus. Address decoding logic associated with the on-board master detects that the master has generated an address that is off-card. That is, the address corresponds to a slave on another card, and this slave must be accessed via the DTB. The local (would-be) master generates a master_wants_bus signal—which, when high, indicates that the local master wishes to access the VMEbus—by driving the VMEbus request signal BRx* active-low.

Since the master_wants_bus signal has no particular timing relationship with BGxIN* from the daisy-chain, the circuit must perform an asynchronous arbitration between BGxIN* and master_wants_bus. The arbiter has to determine whether to drive BBSY* low and assume control of the bus on behalf of its local master or to pass the low level on its BGxIN* input down the daisy-chain by driving BGxOUT* low.

The falling edge of BGxIN* from the VMEbus bus grant daisy-chain is used to clock FF1, a 74F74 positive-edge-triggered D flip-flop, and therefore capture the current value of master_wants_bus. BGxIN is also applied to a delay line, whose output, BGxDEL (bus grant delay), is used to enable two 74F10 three-input NAND gates. BGxDEL is delayed to allow time for the output of FF1 to settle, should it go into a metastable state. A typical delay might be 100 ns. By the time BGxDEL goes high, the output of FF1 will be valid and BGxOUT* will be asserted low if the local master does not want the bus.

If master_wants_bus is high when it is sampled, MYBG* (my_bus_grant) will go low to set a second D flip-flop, FF2. The outputs of FF2 assert BBSY* to claim the VMEbus and negate BRx* (since the local master now has control). Note that the circuit does not provide logic to release BBSY* once the on-board master has relinquished the bus. That logic must be user-supplied.

We will now look at a second example of a metastability-free arbitration circuit. Figure 10.46 illustrates an asynchronous bus arbiter that can be used by the arbiter in slot 1 to arbitrate between bus request inputs on BR0* to BR3*. Asynchronous inputs BR0* to BR3*, BBSY*, and SYSRESET* from the VMEbus are buffered by two 74F1244 buffers. The bus request inputs are ORed together by a 74F20 to produce a signal, BR, that is asserted if any BRi* is asserted. BR is ANDed with BBSY* and SYSRESET* by a 74F11 to produce ARBGO, which is high if a bus request is asserted while both BBSY* and SYSRESET* are negated.


ARBGO is used to clock the bus request inputs into the 74F175 quad latch. The outputs of the latches are fed to a block called *grant logic* that determines which bus request is to win the arbitration. The exact nature of this logic depends on the arbitration procedure adopted by the particular VMEbus. In Figure 10.46 we illustrate the logic necessary to implement arbitration option PRI.

The outputs of the bus grant logic circuit are transmitted through four 74F00 NAND gates and passed to the respective BGxIN* pins for feeding down the daisy-chain. These NAND gates are all enabled by ARBGO after it has been delayed in a delay line (or a similar delay circuit). As in Figure 10.45, the delay is provided to give the 74F175 latch time to settle should it be triggered as its inputs are changing.

Priority Interrupt Bus

In general, the VMEbus's interrupt-handling structure is closely associated with the 68000's interrupt-handling scheme described in Chapter 6. That is, the VMEbus supports a seven-level prioritized, vectored interrupt system. The priority interrupt bus enables modules connected to the VMEbus to request service from a DTB master. Note

Figure 10.46
Asynchronous
arbiter



that we say *a* DTB master rather than *the* DTB master, because more than one potential bus master may handle interrupts.

Two types of module are associated with the interrupt bus: the interrupt requester (*interrupter*), which requests service, and the *interrupt handler*, which receives the request and later processes it. Note that not all interrupt handling in a VMEbus system involves the VMEbus. A microprocessor can handle interrupts generated on the same card locally, without the use of the VMEbus. The VMEbus interrupt subbus allows an interrupter on one card to request service from an interrupt handler on another card. Figure 10.47 illustrates the components of a VMEbus system that contribute to the VMEbus's interrupt handling capability.

Interrupt Bus Lines The ten lines of the priority interrupt bus are illustrated in Table 10.12. Seven of the lines, $IRQ1^*$ to $IRQ7^*$, are assigned to interrupt requests from the interrupters. The IRQ^* output of an interrupt requester can be connected to any one of the VMEbus's seven interrupt request lines. In Chapter 6, we explained that the 68000 responds to an interrupt by initiating an IACK cycle, during which it reads the interrupting device's vector number. The vector number is used by the 68000 to locate the appropriate exception-processing routine. The 68000 employs the function code FC2, FC1, FC0 = 1, 1, 1 to indicate an IACK cycle.

Figure 10.47 Relationship between the VMEbus, interrupts, and interrupt handlers (reprinted by permission of Motorola Limited)





Table 10.12
VMEbus J1
priority
interrupt bus

Pin/Row	Mnemonic	Name
24b	IRQ7*	Interrupt request 7
25b	IRQ6*	Interrupt request 6
26b	IRQ5*	Interrupt request 5
27b	IRQ4*	Interrupt request 4
28b	IRQ3*	Interrupt request 3
29b	IRQ2*	Interrupt request 2
30b	IRQ1*	Interrupt request 1
20a	IACK*	Interrupt acknowledge
21a	IACKIN*	Interrupt acknowledge input
22a	IACKOUT*	Interrupt acknowledge output

Since the VMEbus does not have function code lines, an explicit IACK* line from interrupt handlers indicates that an IACK cycle is being executed. Note that the IACK* line runs the full length of the VMEbus and is connected to the IACK daisy-chain driver in slot 1. Any interrupt handler can assert IACK* in response to an interrupt request, as illustrated in Figure 10.48.

Figure 10.48
Structure of
the IACKIN*–
IACKOUT*
daisy-chain



When $IACK^*$ is asserted by an interrupt handler, the negative transition is detected by the $IACK$ daisy-chain driver (Figure 10.48), which asserts its own $IACKOUT^*$ pin in response. Because the $IACKOUT^*$ and $IACKIN^*$ pins form a daisy-chain running the length of the VMEbus, the active transition of $IACK^*$ initiates a low-going transition that propagates down the interrupt acknowledge daisy-chain. Consider the sequence of events taking place when an interrupter signals attention. The interrupter asserts $IRQi^*$ to indicate its desire for attention.

The interrupt handler detects $IRQi^*$ asserted and asserts its $IACK^*$ output in turn. Interrupters are not connected to the $IACK^*$ line. (How would two requesters know which was to respond if both were connected to the same $IACK^*$ line?) The $IACK^*$ line is used by the daisy-chain driver in slot 1 to pass an $IACK$ message from interrupt handler to interrupt handler along the $IACKOUT^*-IACKIN^*$ daisy-chain. When an interrupt handler that generated an interrupt at the same level as the $IACK$ detects that its $IACKIN^*$ has been asserted, it executes the appropriate interrupt-handling routine.

Each of the seven interrupt request lines, $IRQ1^*$ to $IRQ7^*$, may be shared by two or more interrupter modules. Therefore, when $IRQx^*$ is asserted, the interrupt handler cannot positively identify the source of the interrupt. However, the interrupt acknowledge daisy-chain solves the problem of interrupt contention by making certain that only one interrupter receives an acknowledgment.

When an interrupt is acknowledged, $IACKIN^*$ is asserted at slot 1. Each module driving an interrupt request line low must wait for the low level to arrive at its own slot (i.e., be propagated down the chain) before accepting the acknowledge. The module accepting the acknowledge does not pass the active-low level on down the daisy-chain, guaranteeing that only one interrupt requester will be acknowledged. We now describe the features of the two types of module taking part in the interrupt process: the interrupter and the interrupt handler.

Interrupter The interrupter is the source of interrupt requests and is used to accomplish three tasks:

1. It requests service from the interrupt handler. The interrupt handler monitors the interrupt request line from the interrupter.
2. It supplies a status/ID byte to the interrupt handler when its interrupt request is acknowledged. We use the term *status/ID* byte rather than the 68000 term *vector number*, because the interrupt handler does not necessarily process interrupts in exactly the same way as the 68000; that is, the 68000 multiplies the vector number by 4 and uses the result to find the address of the interrupt handler in the 68000's exception vector table. An interrupt handler may use the status/ID byte in any way the designer wishes.
3. It passes the signal at its $IACKIN^*$ pin on to its $IACKOUT^*$ pin to propagate the interrupt acknowledge signal down the daisy-chain if the interrupter is not requesting that level of interrupt.

Interrupts can be identified by the level of the interrupt request line they assert to request service. The VMEbus option notation is $I(n)$, where n is the interrupt request line number. For example, $I(4)$ means that the interrupter asserts $IRQ4^*$. Note that more than one interrupter module may be located on any given card. Each of these interrupters may have a different option number.

An interrupter monitors the address bus of the DTB and the IACKIN*–IACKOUT* daisy-chain to determine when its interrupt is being acknowledged. When the acknowledgment is received, it places a status/ID byte on the lower 8 lines (D₀₀ to D₀₇) of the data bus and signals the byte's validity to the interrupt handler via the DTACK* line. As we can see, the response of an interrupter to an IACK cycle is essentially the same as that of an interrupting peripheral in a 68000 system.

Interrupt Handler The interrupt handler is responsible for dealing with the interrupts originating from interrupters and performs the following four functions:

1. It prioritizes the incoming interrupt requests within its assigned range (maximum range IRQ1* to IRQ7*) from the interrupt bus—that is, the interrupter responds to the highest level of interrupt that is assigned to it. Suppose that an interrupter is designed to handle interrupts IRQ1* to IRQ5*. If IRQ2*, IRQ4*, and IRQ6* are asserted simultaneously, the interrupt handler will respond to IRQ4* (since IRQ4* is the highest level of interrupt within its range).
2. It uses its associated requester to access the DTB, and, when granted use of the DTB, it acknowledges the interrupt. In other words, the interrupt handler cannot just put a status byte on the DTB in response to an IACK cycle. Like any other part of a VMEbus system, the interrupt handler (or rather its own DTB requester) must arbitrate for the VMEbus before it can use the DTB.
3. It reads the status (i.e., ID byte) from the interrupter being acknowledged.
4. Based on the information received in the status/ID byte, it initiates the appropriate interrupt-servicing routine.


Once more we must stress that the VMEbus specification has nothing to say about the way in which the interrupt handler actually services the interrupts. This action is device-dependent, and the users are left to write their own appropriate interrupt-handling routines.

Interrupt handlers may be identified by an option code IH(a-b), where a is the lowest interrupt request level serviced and b is the highest. For example, an IH(3-5) option interrupt handler may service interrupts only on IRQ3*, IRQ4*, and IRQ5*. Notice that this option demands that the interrupt handler service a contiguous sequence of interrupt levels.

When the interrupt handler receives more than one interrupt request on IRQ1* to IRQ7*, it uses the DTB requester to service the highest-priority interrupter.

Interrupt Request and Interrupt-Handling Sequence Now that we have introduced all the components required to implement an interrupt-handling system, we will put them together and describe an interrupt sequence. Figure 10.49 provides a simplified protocol flowchart for a typical interrupt sequence. The interrupter requests service and the interrupt handler responds by requesting the DTB. When granted control of the DTB, the interrupt handler begins an IACK cycle.

The interrupt acknowledge output from the interrupt handler is transmitted to slot 1 on IACK* and then to the other slots on the IACKOUT*–IACKIN* daisy-chain. When the interrupter receives IACKIN* asserted, it puts a status/ID byte (i.e., a vector number in 68000 terminology) on D₀₀ to D₀₇ and completes the IACK cycle by asserting

Figure 10.49 Protocol flowchart of interrupt-processing sequence

$DTACK^*$. The interrupt handler terminates the $IACK$ cycle and then deals with the interrupt request in whatever (user-defined) fashion is necessary.

Slaves and Interrupts Although both a DTB slave and an interrupter may access the system data transfer bus, there are three important distinctions between a DTB slave and an interrupter. Unless all three of these conditions are met, the interrupter does not respond to the acknowledge sequence. If $IACKIN^*$ is asserted but the other conditions

are not met, the interrupter passes on the low level on IACKIN* to the next module in the daisy-chain via IACKOUT*. The three distinctions between interrupter and slave are

1. The interrupter ignores the contents of the address modifier bus, AM0 to AM5. Equally, the DTB slave ignores the IACK* signal and never responds when IACK* is asserted.
2. The slave decodes the contents of the address bus (A_0 to A_{15} , A_{01} to A_{23} , or A_{01} to A_{31}) together with AM0 to AM5 and responds accordingly. The interrupter decodes only the lowest-order address lines, A_{01} to A_{03} , when it detects an interrupt acknowledge. However, the interrupter responds only if it has an interrupt request pending, if the interrupt acknowledge on A_{01} to A_{03} matches the level of the pending request, and if the interrupter is receiving a low level on its IACKIN*.
3. The interrupter is required to drive only the lowest 8 data bits in response to an acknowledgment. Therefore, it is not required to monitor DS1*. It is also not required to monitor the state of the WRITE* line, as the interrupter is never written to.

Centralized Distributed Interrupt Handlers Engineers who begin their careers by designing single-board microcomputers are well aware of systems in which a single processor handles interrupts from two or more peripherals on the same board. The VMEbus goes one step further and supports *multiple interrupt handlers*. In single-handler VMEbus systems (Figure 10.50(a)), the seven interrupt request lines are all monitored by a single interrupt-handler module. Interrupts are prioritized by level, 1 to 7, and by position along the interrupt daisy-chain.


In a distributed interrupt-handling system (Figure 10.50(b)), up to seven independent interrupt handlers may be allocated to interrupt processing. No real problems are introduced by distributed interrupt handling. Each interrupt handler is assigned one or more interrupt request lines. An interrupt handler in a distributed system operates exactly as in its single-handler counterpart.

Should two or more interrupt handlers respond to interrupts at the same time, a bus contention problem exists. Which handler is going to process the interrupt? This problem is resolved by an arbiter module. Each interrupt handler asserts a bus request line (one of BR0* to BR3*) in order to gain control of the DTB, and the arbiter determines which handler gets access to the DTB, according to the priority option in force.

Details of Interrupt Processing We will now look at the interrupt-handling sequence in more detail. The full protocol flowchart for a single interrupt handler is given in Figure 10.51. This single interrupt handler, located in slot 2, deals with interrupts on IRQ1* to IRQ7* (i.e., there is no other interrupt handler on the VMEbus). The interrupting device is located in slot 5 and asserts IRQ4* to request attention. We will assume that the current bus master, located in slot 3, has control of the VMEbus (at level BR2*) prior to the interrupt.

When the interrupt handler in slot 2 detects that IRQ4* has been asserted, it asserts a local “device_wants.bus” signal to its bus requester to request mastership of the DTB. The requester responds by asserting BR3*, and the arbiter in slot 1 asserts BCLR*, in turn, to inform the current bus master that it should give up the bus.


Figure 10.50
Single and
distributed
interrupt
handlers



When the bus master in slot 3 detects that another device wants the bus, it informs its local bus requester (by negating the local signal `device_wants_bus`) that is giving up the DTB. The requester releases `BBSY*` to permit the new bus master to take control. Of course, the requester does not have to respond to `BBSY*` asserted (according to the VMEbus specification), but it is likely that any system implementer would use `BBSY*` to force the current bus master off the bus to give priority to the interrupt.

The arbiter in slot 1 detects that `BBSY*` has been negated and asserts `BG3OUT*`, which ripples down the bus grant daisy-chain to the interrupt handler (we are assuming that the arbiter is implementing a PRI scheme). The interrupt handler places a 3-bit code on `A01` to `A03` (i.e., 100) to indicate that it is acknowledging a level 4 interrupt and drives `IACK*` and `AS*` active-low.

The low level on `IACK*` is detected by the `IACK` daisy-chain controller in slot 1, and a falling edge is propagated down the `IACKIN*–IACKOUT*` daisy-chain. When the interrupter in slot 5 detects `IACKIN*` asserted, it checks the value on `A01` to `A03`. If the interrupt being acknowledged is at level 4, the interrupter places a status byte on `D00` to `D07` and asserts `DTACK*`. Finally, the interrupt handler detects `DTACK*` low, reads the status byte, and negates the data strobe. At this stage, the interrupt handler is in control of the bus, and it carries out the appropriate user-defined actions in response to the interrupt request.

Figure 10.51 Protocol flowchart for interrupt processing

Interrupt Interface Systems designers can choose one of several ways of implementing VMEbus interface circuits. You can exploit one of the modern powerful LSI VMEbus interface circuits that perform all VMEbus functions. These began to appear in the mid-1980s. If, perhaps, the use of sophisticated LSI circuits is a bit of an overkill, you can employ an MSI device that performs an individual VMEbus function (e.g., bus controller, interrupter, and interrupt handler). Three Philips VMEbus interface circuits are described in *Microprocessor Interfacing* (see the bibliography). Finally, you can design your own specific VMEbus interface. We conclude our discussion of interrupts and the VMEbus by describing two basic interrupter circuits.

The first interrupter circuit (Figure 10.52) is programmable and can issue an interrupt request at any level. Eight-bit latch L1 is loaded with a 3-bit code on D₀₀ to D₀₂ by the local processor. This code is decoded into one of seven levels by the 74LS138 interrupt decoder, and the outputs of the decoder are placed on the VMEbus via seven open-collector buffers.

Bit D₀₃ in latch L1 is used by the local master as a strobe to set RS flip-flop FF1 and enable the interrupt level encoder (a 74LS138). For example, if we wish to generate a level 5 interrupt, L1 must be loaded with XXXX1101₂.

When the interrupt handler (in another slot) recognizes the interrupt, it begins an IACK cycle. The interrupt requester uses a 4-bit comparator (e.g., 74LS85) to detect the IACK cycle (i.e., the IRQ level on A₀₁–A₀₃ corresponds to the level being requested and AS* is asserted). If both of these conditions are met, the active-high signal LIACK (local IACK) is asserted. LIACK is qualified with IACKIN* from the VMEbus and is used to enable the 74LS244 VME data bus buffer. This buffer places the 8-bit status byte in latch 2, L2, onto the DTB. The same enable signal resets flip-flop FF1 and removes the interrupt request from the VMEbus.

LIACK is also used to control the IACKIN*–IACKOUT* daisy-chain. If LIACK is negated, the VMEbus signal on IACKIN* is copied directly to IACKOUT*. If LIACK is active-high, the IACKIN* signal is not copied onto IACKOUT* but is used to trigger the circuit's IACK response, as we have just described.

The second interrupter circuit (Figure 10.53) is taken from the VMEbus specification and is designed to control the IACKIN*–IACKOUT* daisy-chain. In this example, only one level of hard-wired interrupt request, IRQx*, is catered for (MY_IRQ from a local interrupter). Furthermore, this circuit does not provide a status value during the IACK cycle.

The function of the circuit in Figure 10.53 is to arbitrate between MY_IRQ and IACKIN* from the VMEbus. AS* from the VMEbus is buffered and inverted and then applied to a delay line to produce two delayed versions of itself, ASDL1 and ASDL2 (see the timing diagram of Figure 10.54). ASDL1 triggers the D flip-flop and latches MY_LEVEL (i.e., the level of the interrupt being acknowledged). The Q* output of the 74F74 D flip-flop is used to determine whether IACKIN* is copied to IACKOUT* or not. Note that Q* is enabled by ASDL2, which gives time for the output of the flip-flop to settle should it be clocked at the moment MY_LEVEL is changing.

The Q output of the flip-flop is used to generate a local MY_IACK* signal to indicate to the on-board master that it should go ahead with an IACK cycle. Note that this circuit can be used in Figure 10.52 to control the IACKIN*–IACKOUT* daisy-chain and remove any problems caused by metastability.

Releasing the Interrupt Request As you know, an interrupter requests service by asserting one of IRQ1*–IRQ7*, and, eventually, an interrupt handler responds to this

Figure 10.52 Circuit diagram of an interrupter





Figure 10.53 Circuit diagram of the IACKIN*–IACKOUT* daisy-chain controller



request. However, we still have to answer one question: When does the interrupter release (i.e., negate) the interrupt line that it has asserted? If IRQ_x^* is released too soon, the interrupt might not be processed. On the other hand, if IRQ^* is released too late, the same interrupt may be processed more than once. The problem of deciding when to release IRQ_x^* is compounded by the fact that the various peripherals capable of generating interrupt requests do not behave in a standard way.

The VMEbus specification describes two types of interrupt release policy. A RORA (*release on register access*) interrupter maintains its IRQ_x^* output asserted until after a register within the interrupter has been read. The RORA interrupter detects that data strobe $DS0^*$ has been asserted during a register access, and it releases interrupt request output within 2 μ s of the rising edge of $DS0^*$ at the end of the bus cycle.

A second IRQ_x^* release strategy is called ROAK, *release on acknowledge*. The ROAK interrupter releases its interrupt request output after it detects the falling edge of data strobe $DS0^*$ during the IACK cycle. A ROAK interrupter must release IRQ_x^* within 500 ns of the rising edge of $DS0^*$ at the end of the IACK cycle. Note that the interrupter in Figure 10.52 uses the ROAK algorithm, since the IACK cycle is used to release IRQ_x^* .


Now that we have covered the VMEbus’s data bus, arbitration bus, and interrupt bus, we shall briefly mention some of its other signals.

VMEbus Utilities

The VMEbus supports the following four miscellaneous signal lines:

Pin/Row	Mnemonic	Name
10a	SYSCLK	System clock at 16 MHz
3b	ACFAIL*	AC failure (loss of power)
12c	SYSRESET*	System reset
10c	SYSFAIL*	System fail—indicate failure mode

Figure 10.54
Timing diagram
of the
daisy-chain
controller in
Figure 10.53



SYSCLK The system clock is a master timing signal that is free running at 16 MHz and that serves as the source of timing for all VME modules. It is not necessarily of the same frequency or phase as the processor's own clock—that is, the SYSCLK has no fixed phase relationship with any other VMEbus signal. Moreover, the provision of SYSCLK does not preclude the use of a locally generated clock in any VMEbus module.

SYSRESET* System reset is an open-collector line driven by either a power monitor module or a manual reset switch. This signal is normally identical to the 68000's RESET* input/output (see Chapter 6), and its effect is to place the processor and/or all other modules in a known state on initial power-up or following a manual reset. SYSRESET* must be asserted for a minimum period of 200 ms.

SYSFAIL* System fail is a general-purpose signal whose function is to indicate that the system has failed in some sense. What constitutes a failure and what action is to be taken when SYSFAIL* is asserted is not defined by the VMEbus standard.

We recommend that all cards within the VMEbus system drive SYSFAIL* active-low on power-up and maintain SYSFAIL* low until they have all passed their self-tests. In systems with nonintelligent cards (i.e., without an on-board processor), we recommend that they hold SYSFAIL* low until a master on another card has completed a test on them. SYSFAIL* can be asserted at any instant during normal (i.e., non-power-up) operation of the system when the failure of one of the modules is detected.

SYSFAIL* and **SYSRESET*** are related. After **SYSRESET*** is negated (i.e., released), all cards enter their self-test mode and hold **SYSFAIL*** low until each test has been successfully completed. Once **SYSFAIL*** has been negated, the system enters its normal operating mode.

ACFAIL* The **ACFAIL*** line is driven by open-collector circuits and, when asserted, indicates that the ac power supply to the VMEbus cardframe has either failed or is no longer within its specified operating range. Once **ACFAIL*** has been asserted, the master may use the period of time between the negative transition of **ACFAIL*** and the point at which the system's 5-V supply falls below its minimum specification to force an orderly power-down sequence. For example, there may be sufficient time to carry out a core dump and store all working memory on disk so that an orderly restart may be made later.

Interfacing the 68020 to the VMEbus

The VMEbus grew out of the need to engineer sophisticated 68000-based microcomputer systems and to exploit fully the 68000's capabilities. However, the VMEbus was designed before the introduction of the 68020 and 68030. Consequently, some of the special features of the 68020 are not directly exploited by the VMEbus. In particular, the VMEbus does not make use of the 68020's dynamic bus sizing mechanism. Fortunately, the 68020's interrupt-handling and bus arbitration systems are the same as those of the 68000 and, therefore, present no problems when interfacing the 68020 to the VMEbus. It is the 68020's data bus we have to worry about.

The first problem caused by the 68020 is due to its **AS*** timing with respect to address valid. Since the VMEbus requires that **AS*** go low 35 ns after the address is stable, it is necessary to delay **AS*** from the 68020, as we have already demonstrated in Figure 10.40.

A more serious problem concerns mapping the 68020's data bus sizing control signals onto the VMEbus control signals. Using the 68020's **DS***, **A₀₀**, **SIZ1**, and **SIZ0** control outputs, we have to manufacture **DS0*** and **DS1*** signals for the VMEbus. Figure 10.55 (from Motorola's engineering bulletin EB114R1) demonstrates how this is done. As you can see, the data strobes are delayed in the same way **AS*** is delayed, and a little logic is necessary to synthesize **DS0*** and **DS1*** from the 68020's control signals (Chapter 4 describes the 68020's bus interface in more detail).

The VMEbus's **LWORD*** signal is asserted whenever the 68020 executes a 32-bit aligned longword operation on **D₀₀–D₃₁**. The 68020 indicates a 32-bit aligned data transfer by **A₀₁**, **A₀₀**, **SIZ1**, **SIZ0** = 0, 0, 0, 0. Note that the VMEbus permits only aligned longword operations. In other words, you can interface a 68020 to the VMEbus only by operating the 68020 in a 68000 *data transfer mode*.

In addition to creating **DS0*** and **DS1*** for the VMEbus, we have to create **DSACK0*** and **DSACK1*** data acknowledge strobes for the 68020 from the VMEbus's single **DTACK*** signal (see Figure 10.56). **DSACK1*** is a copy of **DTACK***, and **DSACK0*** is the logical AND (in negative logic terms) of **LWORD*** and **DTACK***. That is, **DSACK0*** is asserted if **DTACK*** is asserted and the VMEbus is executing a 32-bit data transfer (i.e., **LWORD*** is asserted low).

Another problem posed by the 68020's dynamic bus sizing mechanism is its data alignment. You will remember from Chapter 4 that the 68020 places its least signifi-

Figure 10.55
Generating
DS0* and
DS1* in a
68020 system






Figure 10.56
Generating
DSACK1* and
DSACK0* for a
68020 in a
VMEbus system



cant byte on D_{24} to D_{31} when it accesses an 8-bit port. Consequently, 68020-based systems have to locate 8-bit ports on D_{24} to D_{31} . Since we cannot carry this restriction over to the VMEbus when we interface it to a 68020, we must make the 68020's data bus look like a 68000's data bus. Figure 10.57 (from EB114R1) shows how a 68020 can be connected to the VMEbus by using bus transceivers to multiplex the data.

The 74ALS640 bus transceivers perform the necessary multiplexing and are controlled by A_{01} , A_{00} , $SIZ1$, and $SIZ0$. Extra logic is required to detect bus 68020 cycles that cannot be mapped onto a VMEbus cycle and to assert $BERR^*$. When an 8-bit or a 16-bit port receives $LWORD^*$ asserted (i.e., misaligned data transfer), $BERR^*$ is asserted to terminate the bus cycle. Suppose that the interface logic also asserts $HALT^*$ to force a rerun of the bus cycle. The second time the system attempts the transfer, it blocks $LWORD^*$, and the interface logic attempts a 16-bit data transfer. If the second attempt leads to the assertion of $BERR^*$, then an exception will take place; otherwise a third bus cycle will be executed by the 68020 to complete the longword transfer. Therefore, an aligned longword transfer to a 16-bit port will occur in three bus cycles instead of the normal two cycles.

Figure 10.57 Interfacing the 68020 to the VMEbus

10.4

NUBUS

The VMEbus is not the only general-purpose high-performance backplane bus used by the designers of 68000 systems. We are now going to describe briefly an alternative to VMEbus called NuBus. NuBus is a processor-independent bus that was originally conceived at MIT in 1970 and was later supported by Western Digital and Texas Instruments (1983). NuBus is now a registered trademark of TI. Today, over 100 companies use NuBus, the most important of which is Apple. Apple implements a subset of NuBus in its Macintosh II. NuBus now has an IEEE specification ANSI/IEEE STD 1186-1988.

The obvious questions to ask at this stage are, What is the basic difference between the VMEbus and NuBus? and Why should anyone adopt it when there are so many other buses from which to choose? The short answer to the first question is that the NuBus is a *synchronous bus* with *multiplexed* address and data lines, whereas the VMEbus is an *asynchronous bus* with separate address and data buses. The equally short answer to the second question is that NuBus is highly cost-effective.

One consequence of multiplexing the address and data lines is that the NuBus is cheaper than the VMEbus and has only 51 signal lines (it employs the same connectors as the VMEbus and uses all nonsignal lines for either power or ground). The two principal reasons that Apple and other companies have adopted the NuBus are that it is as processor-independent as you could realistically expect, and it is a powerful but inexpensive bus (its protagonists argue that it has the performance of buses in the VMEbus class, whereas its cost falls within the PC AT bus class).

NuBus employs 366.7-mm × 280-mm (14.44-in × 11.02-in) triple-Eurocards, providing more board area than the corresponding VMEbus card. As we have said, both NuBus and VMEbus employ the same type of two-part DIN 41612-C96 connectors. NuBus also supports a 4-in × 12.875-in card, which gives NuBus users two very different form factors from which to choose (i.e., the *professional Eurocard* format or the *desktop personal computer* format).

Like any other new bus (or microprocessor, etc.), the NuBus has its own terminology, the most annoying aspect of which is the use of *word* to indicate a 32-bit value. Since the VMEbus and 68000 world reserves *word* to refer to a 16-bit value, there is a lot of room for confusion. *Master* and *slave* are used in their VMEbus sense, but *tenure* is “NuBus-speak” for *bus mastership*. A NuBus read or write bus cycle is called a *transaction*.

Philosophy of NuBus

Probably the most visible of NuBus’s attributes is its processor independence. If we were to show the VMEbus specification to engineers who knew all about microprocessors and nothing about buses, they would all immediately identify the VMEbus as a 68000 product. Of course, you can interface a Pentium to the VMEbus, just as you can order a hamburger at the Ritz. The point is that the VMEbus fits the 68000 like a glove. It would be an impossible task to associate NuBus with a particular microprocessor, since NuBus has no special signals or timing requirements. Of course, that does not mean that it is equally easy to interface any microprocessor to the NuBus.


Unlike VMEbus, which has a special location within the bus (i.e., slot 1), NuBus is entirely decentralized, and all slots are of equal importance. However, each slot has its own unique ID (identification) code that is *hard-wired* into the backplane. Thus, the ID value of each slot is *fixed* and is provided by the backplane connector itself (and not by the card). For example, if you plug a card into slot 11, active-low backplane lines ID3*–ID0* are hard-wired at the connector to provide the value 0100 (i.e., the inverse of $1011_2 = 11_{10}$). The identification lines ID3*–ID0* do not run along the backplane and are simply connected to ground or to V_{cc} at each connector to provide the appropriate slot number.

It is worth noting that NuBus’s lines are not daisy-chained, and therefore you do not have to worry about using jumpers to bypass daisy-chain links in empty slots.

The NuBus implements a philosophy called *geographic addressing*; that is, the address space is partitioned, and each card is allocated a unique slice of the address space.

A 32-bit NuBus address can be expressed in hexadecimal form as $YXXX\ XXXX_{16}$. The 256-Mbyte address space for which $Y = 1111$ (i.e., $F000\ 0000_{16}$ to $FFFF\ FFFF_{16}$) is reserved and is called *slot space*. This slot space is divided into 16 blocks of 16 Mbytes, and each of these blocks is allocated to a slot, as described in Figure 10.58. Each slot therefore has a 16-Mbyte block of address space associated with it. It follows that the NuBus cannot support more than 16 slots.

Figure 10.58
NuBus slot
space



Data Formats and NuBus

One of the fundamental differences between the 68000 and the 8086 series of microprocessors is the way in which these two families arrange data. The 68000 family takes what is called a *big-endian* approach to data. That is, the 68000 stores data with the most significant unit at the lowest address. For example, if a 68000 system were to execute the instruction `MOVE.L #$12345678, 1000`, memory location 1000 would be loaded with $\$12$, 1001 with $\$34$, 1002 with $\$56$, and 1003 with $\$78$. Members of the Intel family take a *little-endian* approach and store the least significant unit of data at the lowest

address. In other words, Intel and Motorola chips store data in memory in opposite ways. This difference makes life terribly difficult if you attempt to interface, say, an 80386 to a 68020 system (because one processor stores \$1234 5678 in memory and the other reads it back as \$7856 3412).

The terms *big endian* and *little endian* are now used to describe the relationship between byte ordering and byte storage. Jonathan Swift coined these terms in *Gulliver's Travels* to describe two groups of Lilliputians: Little endians break eggs at their narrow ends, and big endians break eggs at their wide ends. A law was passed to force everyone to break eggs at the big end. A rebel uprising by little endians led to a civil war in which 11,000 Lilliputians perished. Swift was, in fact, satirizing the religious wars of his day. The terms *little endian* and *big endian* were used by Danny Cohen ("On holy wars and a plea for peace," *IEEE Computer*, October 1981) to call for the way in which we store data to be standardized.

The NuBus takes a little-endian approach to data storage and organizes data in the form illustrated by Figure 10.59. For example, the NuBus stores bits 0–7 of a longword in the same location that the 68000 stores bits 24–31. NuBus literature refers to 32-, 16-, and 8-bit entities as words, halfwords, and bytes, respectively. Some authors describe 32 bits as a *NuBus word* to distinguish it from the 68000's 16-bit word. A 16-bit NuBus halfword is stored in memory with the most significant byte at the lower address.


Before looking at some of the NuBus's details, we will list its signals, together with their grouping (Table 10.13). As you can see, the NuBus uses negative logic for all its signals, including the address/data and even the clock. If you compare NuBus's signals with those of VMEbus, you cannot fail to be impressed by the minimalist approach taken by NuBus. Of the 96 signals paths on a DIN connector, 45 are dedicated to the power and ground rails. The mnemonics and signal groupings in Table 10.13 are fairly self-explanatory, with a few exceptions. The *transaction control signals* regulate the flow of data in read and write cycles and perform a similar function to the VMEbus's asynchronous bus control signals.

The slot identification signals are used to identify each of the slots on a NuBus (from 0 to the maximum of 15), and there is no VMEbus equivalent to these signals. Two parity signals are provided: SP* indicates the parity on the address/data bus, and SFV* (parity valid) indicates whether the parity bit is valid or not. Note that the Macintosh II version of NuBus does not implement parity checking, and SP* and SPV* are passively pulled up to their inactive levels. PFW* is a power failure warning signal that is asserted to indicate that the power has failed. The RESET* line should be asserted for no less than 1 ms to comply with STD 1196.


Data Transfer on the NuBus

NuBus does not support a range of different types of data transfer (e.g., normal read/write cycle, I/O processing, and interrupt processing) normally associated with other high-performance buses. Instead, NuBus implements a basic bus cycle called a *NuBus transaction*. Figure 10.60(a) describes a read cycle on the NuBus's 32-bit data transfer bus (remember that VMEbus is a 16-bit bus unless both J1 and J2 backplanes are implemented). The NuBus's 10-MHz clock controls the operation of the bus. This clock has a 72:25 duty ratio and is used directly to control data transfer. At point A, the bus master drives the address and data bus, AD00*–AD31*, with an address and asserts the control signal START* to indicate a new bus cycle. At the same time, the master places a code on TM1*, TM0* to indicate the type of the bus cycle. Instead of using a conventional

Figure 10.59
NuBus and
little-endian
data



(a) NuBus/VMEbus data-size terminology and the arrangement of 8-bit, 16-bit and 32-bit units of data in memory.



(b) Storing a 32-bit word in memory. The NuBus stores the least significant byte at the lowest address; the VMEbus stores the most significant byte at the lowest address.

R/W* signal like the VMEbus, the NuBus employs TM1* and TM0* to pass a message between the master and the slave.

The slave samples the data on AD00*–AD31* and TM1*, TM0* at point B, and the master stops driving these buses at point C 25 ns later (the master also negates START*). The slave then puts its data on the address/data bus at D and supplies a status code on TM1*, TM0*. At the same time, the slave asserts the acknowledgment line, ACK*, to complete the cycle. The master samples the bus at E to read both the data and status from the slave. The clock, CLK*, is asserted for 25 ns, which provides a 25-ns data setup time and helps avoid bus skew problems.

As you can see from Figure 10.60(a), the NuBus cycle is synchronous, but wait states can be introduced by delaying the slave’s ACK* response. The number of data paths is reduced by multiplexing the address and data, and the number of control paths is reduced by employing the same lines to pass messages from the master to the slave and from the slave to the master.

Table 10.13
NuBus signals


Pin	<i>Connector Row</i>		
	A	B	C
1	−12 V	−12 V	RESET*
2	Gnd	Gnd	Gnd
3	SPV*	Gnd	+5 V
4	SP*	+5 V	+5 V
5	TM1*	+5 V	TM0*
6	AD1*	+5 V	AD0*
7	AD3*	+5 V	AD2*
8	AD5*	−5.2 V	AD4*
9	AD7*	−5.2 V	AD6*
10	AD9*	−5.2 V	AD8*
11	AD11*	−5.2 V	AD10*
12	AD13*	Gnd	AD12*
13	AD15*	Gnd	AD14*
14	AD17*	Gnd	AD16*
15	AD19*	Gnd	AD18*
16	AD21*	Gnd	AD20*
17	AD23*	Gnd	AD22*
18	AD25*	Gnd	AD24*
19	AD27*	Gnd	AD26*
20	AD29*	Gnd	AD28*
21	AD31*	Gnd	AD30*
22	Gnd	Gnd	Gnd
23	Gnd	Gnd	PFW*
24	ARB1*	−5.2 V	ARB0*
25	ARB3*	−5.2 V	ARB2*
26	ID1*	−5.2 V	ID0*
27	ID3*	−5.2 V	ID2*
28	ACK*	+5 V	START*
29	+5 V	+5 V	+5 V
30	RQST*	Gnd	+5 V
31	NMRQ*	Gnd	Gnd
32	+12 V	+12 V	CLK*

Note: These signals fall into six groups:


Address/data/parity (AD0*–AD31*, SPV*, SP*)	34 lines
Transaction control signals (TM0*, TM1*, START*, ACK*)	4 lines
Arbitration bus (ARB0*–ARB3*, RQST*)	5 lines
Slot identification bus (ID0*–ID3*)	4 lines
Utility bus (NMRQ*, RESET*, CLK*, PFW*)	4 lines
Power and ground (+5 V, −5.2 V, +12 V, −12 V, Gnd)	45 lines

Signal lines are driven by three-state bus drivers, except CLK*, which is driven by a TTL totem-pole output, and ARB0*–ARB3*, RQST*, RESET*, and PFW*, which are all driven by open-collector outputs.

Figure 10.60
Data transfer
on the NuBus



(a) Read cycle



(b) Write cycle

Figure 10.60(b) describes the corresponding NuBus write cycle. In a write cycle the master supplies data on AD00*-AD31* at point C (i.e., at the start of the clock cycle following the setting up of the address). At the end of the write cycle (point E), the slave supplies an ACK* signal and a status code.

Since the NuBus is synchronous, uses a minimum of two clock cycles to perform a data transfer, and is 32 bits (i.e., 4 bytes) wide, its maximum data rate is 20 Mbytes/s. The VMEbus has a slightly faster maximum data rate of 25.0 Mbytes/s.

Table 10.14 interprets the meaning of the TM0* and TM1* lines. When they are used to indicate the *mode* of the cycle, TM1* and TM0* signify whether the cycle is to be a read or write cycle and whether it is to involve a byte or a 32-bit

Table 10.14 Interpreting TM1*, TM0*

Message Type	TM1*	TM0*	Cycle	Comment
Mode	0	0	Write	Write a byte.
Mode	0	1	Write	Write a word (32 bits).
Mode	1	0	Read	Read a byte.
Mode	1	1	Read	Read a word (32 bits).
Status	0	0	Transfer complete	Normal bus cycle termination.
Status	0	1	Error	Bus cycle error (e.g., parity).
Status	1	0	Timeout	The slave failed to respond in 256 cycles.
Status	1	1	Retry	The slave cannot complete the bus cycle. The slave might be able to complete the cycle later.
Transmit	0	0	Attention-null	These messages are used in multiprocessing systems.
Transmit	0	1	Reserved	
Transmit	1	0	Attention-resource-lock	
Transmit	1	1	Reserved	

word (i.e., TM1* and TM0* perform the function of the VMEbus's R/W* and data strobes).

When used to convey the status at the end of a bus cycle, TM1*, TM0* tell us rather more than DTACK* and BERR* in a VMEbus system. The four status messages include normal termination and *bus error* plus a timeout message and a *try again later* message.

In addition, NuBus's two status lines provide four messages, as Table 10.14 indicates. These are not implemented by the Macintosh, but they can be used in multiprocessing environments. For example, the *attention-resource-lock* cycle can be issued to force a slave to lock out local CPU accesses while a *locked* NuBus transfer is in operation. The locked state is released when the master sends an *attention-null* cycle. The VMEbus implements locked activity by maintaining AS* asserted.

Table 10.15 relates NuBus's transaction control signals and its two least significant address bits to the type and size of the data transfer. The same table also provides the corresponding signals on the VMEbus for similar data transfer cycles. In this example, the VMEbus is assumed to have a single connector, so that a VMEbus longword is transferred as two separate words. Note in Table 10.15 that the terminology (word, etc.) is the VMEbus/68000 terminology, and the entries 0 and 1 in the tables refer to the electrical level on the bus (0 = V_{OL} , 1 = V_{OH}). Since the NuBus takes a little-endian approach to the storage of data, it is necessary to use multiplexers to map the 68000's big-endian data onto the NuBus.

In addition to single data transfers, the NuBus supports a block transfer mode. A block of 2 to 16 words (i.e., 32-bit values) can be transferred at a time. The master indicates to the slave the length of the block by putting the length (i.e., 2, 4, 8, or 16) on AD5* to AD2* before the transfer takes place. AD6* to AD31* provide the address of

Table 10.15 TM1*, TM0*, and data bus transfer sizes

Cycle	Transfer	NuBus					VMEbus			
		TM1*	TM0*	AD1*	AD0*	Data Bus	A ₀₁	UDS*	LDS*	Data Bus
Write	Byte 0	0	0	1	1	D ₃₁ –D ₂₄	0	0	1	D ₁₅ –D ₀₈
Write	Byte 1	0	0	1	0	D ₂₃ –D ₁₆	0	1	0	D ₀₇ –D ₀₀
Write	Byte 2	0	0	0	1	D ₁₅ –D ₀₈	1	0	1	D ₁₅ –D ₀₈
Write	Byte 3	0	0	0	0	D ₀₇ –D ₀₀	1	1	0	D ₀₇ –D ₀₀
Write	Word 0/1	0	1	1	0	D ₃₁ –D ₁₆	0	0	0	D ₁₅ –D ₀₀
Write	Word 2/3	0	1	0	0	D ₁₅ –D ₀₀	1	0	0	D ₁₅ –D ₀₀
Write	Longword	0	1	1	1	D ₃₁ –D ₀₀	0	0	0	D ₁₅ –D ₀₀ 1
							1	0	0	D ₁₅ –D ₀₀ 2
Read	Byte 0	1	0	1	1	D ₃₁ –D ₂₄	0	0	1	D ₁₅ –D ₀₈
Read	Byte 1	1	0	1	0	D ₂₃ –D ₁₆	0	1	0	D ₀₇ –D ₀₀
Read	Byte 2	1	0	0	1	D ₁₅ –D ₀₈	1	0	1	D ₁₅ –D ₀₈
Read	Byte 3	1	0	0	0	D ₀₇ –D ₀₀	1	1	0	D ₀₇ –D ₀₀
Read	Word 0/1	1	1	1	0	D ₃₁ –D ₁₆	0	0	0	D ₁₅ –D ₀₀
Read	Word 2/3	1	1	0	0	D ₁₅ –D ₀₀	1	0	0	D ₁₅ –D ₀₀
Read	Longword	1	1	1	1	D ₃₁ –D ₀₀	0	0	0	D ₁₅ –D ₀₀ 1
							1	0	0	D ₁₅ –D ₀₀ 2

the block in the normal way. As each word in the block is transferred, the slave responds by asserting TM0* as an intermediate acknowledge and then asserts ACK* only after the entire block has been transmitted. Block transfers can take place at up to 100 ns/word, corresponding to 40 Mbytes/s.

Bus Arbitration

Like the VMEbus, NuBus supports multiprocessing and multiple bus masters. NuBus has four arbitration lines, ARB0* to ARB3*. A would-be master begins arbitration by asserting its bus request line, RQST*, which it continues to assert until it gets control of the bus. Unlike the VMEbus, no special arbiter exists to decide which master will get the bus. All potential masters join in the arbitration process, which is called *distributed arbitration*. As we stated earlier, each slot has a unique number (from 0₁₆ to F₁₆) and this number plays a key role in the arbitration process.


Any potential master that wants to use the bus places its arbitration level on the 4-bit arbitration bus. The arbitration bus is driven by open-collector circuits and can therefore be driven by more than one card simultaneously without creating bus contention. Since NuBus uses negative logic, the arbitration number is *inverted*, so that the highest level of priority is 0000 and the least is 1111. If a competing master sees a higher level on the bus than its own level, it ceases to compete for the bus. That is, each master simultaneously drives the arbitration bus and observes the bus.

Consider the case in which three masters numbered 0100 (four), 0101 (five), and 0010 (two) simultaneously put the codes 1011, 1010, and 1101, respectively, onto the arbitration bus. Because the arbitration lines are open-collector, any output at a 0 level will pull the bus down to 0. In this example, the bus will be forced into the state 1000. The master at level 2 that puts the code 1101 on the arbitration bus will detect that ARB2* is being pulled down and will therefore leave the arbitrating process; the arbitration bus

will then have the value 1010. The master with the code 1011 will detect that ARB1* is being pulled down and will leave the arbitration process. The value on the arbitration bus will then be 1010, and the master with that value will have gained control. In VMEbus terms, this is PRI arbitration (the only strategy permitted by NuBus).

Figure 10.61 illustrates the type of logic that a NuBus master might use to gain control of the bus. Lines ID0*–ID3* define the slot location of the master (i.e., its priority) and lines ARB0*–ARB3* are NuBus's arbitration lines. The signal labeled ARB* permits the master to arbitrate for the bus, and the output GRANT is asserted if the master wins the arbitration. NuBus arbitration uses simple nonsequential arbitration logic (and arbitration can take place in parallel with normal bus activity), so the NuBus is well suited to multiprocessing applications.

Figure 10.61 Example of NuBus arbitration logic



Since NuBus implements a prioritized arbitration system, there is a danger that a high-priority slot will monopolize the bus and stop a low-priority slot from ever using the bus. Such bus hogging is eliminated by a *deferral mechanism*. Once a slot has gained bus mastership and then relinquished it, that slot will not attempt to reestablish bus mastership until all pending bus requests have been dealt with. However, the NuBus does have special mechanisms that permit a bus master to maintain its bus mastership. A special bus cycle called an *attention cycle* can be executed to request continuing bus ownership. An attention cycle is indicated by asserting both START* and ACK* simultaneously.

NuBus and Interrupts

NuBus does not implement an interrupt structure as the VMEbus does. Instead, it turns an interrupt into a *write cycle*. Consequently, a complex interrupt structure (both hardware and protocol) is not required. A device requiring attention can interrupt a processor simply by writing a message into a region of memory space monitored by that processor. As you can see, interrupt processing is replaced by a message-passing mechanism. However, a very primitive device (i.e., one not capable of becoming a bus master) might wish to indicate that it needs servicing and yet be too primitive to take part in a message exchange sequence. Such devices are catered for by the provision of a *nonmaster request* (NMRQ*) line that operates like a conventional IRQ.

Miscellaneous Comments

The NuBus provides the same power rails as the VMEbus (+5 V, +12 V, -12 V), together with an additional rail at -5.2 V. Note that the Apple version of the NuBus does not support a -5.2-V rail.

NuBus cards use a configuration ROM to provide information concerning the function of the card and pointers to the various resources on the card. This ROM is located so that its highest address is the highest address of the card's slot space. The detailed purpose of the ROM (i.e., its contents and how they are used) is not defined by the NuBus specification.



SUMMARY

In this chapter, we have looked at the bus that distributes information between the various parts of a computer. We have examined the electrical characteristics of buses and the bus drivers and receivers needed to interface modules to the bus. We have looked at some of the practical problems, such as transmission-line effects, faced by bus designers and bus users alike. We have provided an overview of the VMEbus, which adds value to the 68000's own bus. In particular, the VMEbus provides all the facilities necessary to implement a multiprocessor system. By means of its SYSFAIL*, SYSRESET*, and ACFAIL* lines, it is able to provide a limited measure of automatic self-test and recovery from certain forms of failure.

The only feature of the 68000 CPU lacking in the VMEbus is the 68000's synchronous bus. Fortunately, this is not absolutely necessary, as a pseudosynchronous bus can be derived from the existing VMEbus signals. Although the data transfer bus part of the VMEbus is almost identical to that of the 68000 itself, the system designer must provide his or her own interface to the arbitration and interrupt buses.

At the end of this chapter we have looked at another bus that can be used in 68000-based systems but that differs from the VMEbus in many important ways. This bus is the NuBus, which is found in the Macintosh range of computers. A particularly interesting feature of NuBus is its ability to support distributed arbitration.



PROBLEMS

1. If we said, "Selecting a good computer bus is considerably more important than selecting a good microprocessor," to what extent would we be correct?
2. Explain the meaning of the following terms as they are applied to bus technology.

a. Bus driver	b. Bus receiver
c. Static bus contention	d. Dynamic bus contention
e. Bus protocol	f. Passive bus driver
g. Active bus driver	h. Bus arbiter
i. Reflection	j. Bus termination
3. What are the three components or elements necessary to define a computer bus?
4. Why, and in what sense, are the DIN 4164 standard connectors specified by the VMEbus standard better than the connectors used by the IBM PC bus?
5. A bus driver has the following characteristics:

$$\begin{array}{ll} I_{OL} & 25 \text{ mA} \\ I_{OH} & -15 \text{ mA} \end{array}$$

This driver drives a bus whose receivers have the following characteristics:


$$\begin{aligned} I_{IL} &= -0.1 \text{ mA} \\ I_{IH} &= 10 \text{ } \mu\text{A} \end{aligned}$$

How many receivers can one of these drivers support?


6. Why are address and data bus buffers required to implement a bussed system?
7. What is the significance of the term *noise immunity* when applied to a logic element?
8. Since the input current taken by the input stage of an NMOS or a CMOS gate is negligible, it follows that a single output can drive hundreds or thousands of NMOS/CMOS inputs. Why is this statement not true?
9. Calculate the limiting (i.e., minimum and maximum) values of the pull up resistor for an open-collector bus, given the following data:

Number of bus drivers	6
Number of bus receivers	8
V_{OH}	2.7 V
V_{OL}	0.4 V
I_{IL}	-0.4 mA
I_{IH}	50 μA
I_{OL}	10 mA
$I_{OH} = I_{\text{leakage}}$	-70 μA

10. What is tristate logic and why is it so popular with the designers of computer buses?
11. Derive a general expression for the maximum rate (bits per second) at which a bus can operate stating any assumptions you make. *Hint:* Consider the time taken for a message (e.g., address) to be transmitted from a master to a slave and the time taken for the transmitter to receive a reply.
12. Why is it necessary to terminate a bus with its *characteristic impedance*?
13. What is the reflection coefficient for a bus with a characteristic impedance of $75 \text{ } \Omega$ and a termination of $200 \text{ } \Omega$?
14. What is the difference between a positive and a negative reflection coefficient?
15. What is meant by *active termination*?
16. For the bus below, calculate the voltage at the near and far ends of the transmission line (i.e., bus) from the time at which a step function is applied (i.e., $t = 0$) to the near end to four units of delay later (one unit of delay; t_p , is the end-to-end propagation time of the bus).



17. For the following bus calculate the voltage across the terminator, R_L , after t_p , $3t_p$, and $5t_p$. What is the final steady-state voltage across R_L ?



18. A backplane stripline bus measures 15" from end to end. Six equally-spaced inputs circuits are wired to the bus, each of which has a loading capacitance of 5 pF. The unloaded characteristic impedance of the bus, Z_O , is 100 Ω , and its propagation delay is 2.0 ns/ft.
 - a. What is the loaded characteristic impedance of the bus?
 - b. Suppose that an engineer terminates the bus by its unloaded characteristic impedance. What will the resulting reflection coefficient be?
 - c. If a designer wishes to use this bus without termination, what is the fastest rise time of bus drivers that can be tolerated?
19. A microprocessor is connected to one end of a 75- Ω transmission line, and an interface chip is connected to the other end. The transmission line is driven by the microprocessor which has an impedance of 50 Ω , and is terminated by 100 Ω at the interface end.
 - a. If a step voltage of 5 V is applied by the microprocessor, what is the magnitude of the pulse that initially propagates along the bus?
 - b. What is the voltage level at the microprocessor after time $2t_{\text{pd}}$, where t_{pd} is the end-to-end propagation delay of the bus? Illustrate your answer by means of a suitable diagram.
 - c. What can the systems designer do to prevent reflections at the end of a transmission line?
20. What is *hot* or *live* insertion and why is it so important today?
21. What is it so difficult to guarantee the absolute effectiveness of a live insertion system?
22. A manufacturer decides to produce a 68000-based personal computer. All on-board memory, interface, and peripherals are located on a single card. The designer wishes to keep the cost to an absolute minimum and decides not to include an external bus. However, the designer does wish to offer a range of add-on peripherals that do not require to take advantage of the 68000's full operating speed. Therefore, a compromise is chosen that exploits the 68000's asynchronous interface but is very cheap to implement.

The proposed bus uses an 8-bit parallel interface (plus ground return paths) to take advantage of low-cost connectors. This bus uses a 4-bit control word and 4-bit data word to move data between the computer and a peripherals module.

 - a. Design a 4-bit control bus, C0, C1, C2, C3, to control the flow of data on the 4-bit data bus, I0 to I3. The control signals should permit the bus to mimic the 68000's asynchronous bus.
 - b. For the 8-bit bus you have designed, construct a protocol flowchart and a timing diagram for both a read (word) cycle and a write (word) cycle.
23. Like most microprocessors, the 68000 uses special-purpose control lines to augment the data transfer bus. These control lines include FC0 to FC2, BR*, etc., IPL0* to IPL2*, etc. An alternative approach is to employ a *message bus* that carries encoded system control messages; for example, a device requiring attention may inject a suitable message onto this bus.


Devise a method of implementing such an arrangement in a 68000-based environment. Note that a suitable protocol is needed to determine which device may access the message bus. This situation can be achieved by using a special-purpose control line or by time-division multiplexing. The IEEE-488 bus has some of the characteristics of this type of control bus.

24. The VMEbus does not employ multiplexing in order to use a single address/data bus. What are the advantages and disadvantages of the VMEbus's nonmultiplexed address and data buses?
25. What are the differences between the VMEbus's data transfer bus and the 68000's own data transfer bus?
26. The VMEbus has six address modifier lines, AM0 to AM5. What is their significance and how are they used?
27. A VMEbus system has several modules that can act as a bus master. Explain how one of these modules (which is not a current bus master) goes about requesting the VMEbus and receiving it.
28. What does *daisy-chaining* mean in the context of the VMEbus?
29. How does the VMEbus deal with a 7-level interrupt, since it has only an IACK* line and the IACKOUT*–IACKIN* daisy-chain?
30. What does *fairness* mean in the context of bus arbitration?
31. What is the difference between a **TAS** timing cycle and the timing cycle of other 68000 instructions? How is **TAS** used?
32. What are the principal differences between the VMEbus and the NuBus?
33. What are the similarities between the IEEE 488 bus (described in Chapter 8) and the NuBus?
34. Compare and contrast the ways in which the VMEbus and NuBus carry out arbitration.
35. Design an interface between a 68000 module and the VMEbus. Assume that the module is to go in slot 2 of the bus.
36. We stated previously that the SYSFAIL* line of the VMEbus is driven low by modules during their "self-test" mode immediately following the initial application of power. Describe how a 68000 module can be forced into a self-test mode and indicate the hardware and software necessary to perform the task.
37. A multiprocessor system has three processors, each of which can request the bus at any time asynchronously. Each processor has a bus request output, BR_i*, which it uses to request the bus. The arbiter has a bus grant output, BG_i*, for each of the processors. The priority of each bus request is equal and the arbiter works on a first-come, first-served basis. If a single processor requests the bus (and the bus is free), that processor is granted the bus. If two or three processors request the bus, only one processor will receive a bus grant. The others must wait until the first processor's bus request is negated. Design a circuit to perform the arbitration process and provide timing diagrams where necessary. Indicate what measures you would take to avoid the danger of metastability. You may assume that a free-running clock at 25 MHz is available. Indicate any assumptions you make about the arbiter you are designing.
38. The diagram below is an arbitration circuit taken from Motorola's application note DC003, *Using the MC68020 as a dedicated DMA controller*. The circuit has an EXT_REQ* (external arbitration request) input that is asserted active-low by a device that wishes to request the system bus. When the arbitration process has been completed, the circuit asserts its GO_EXT* output to indicate that the bus requester now has control of the bus.

Signals BG*, BGACK*, and BR* are connected to the 68000's bus arbitration interface, and AS*, UDS*/LDS*, DTACK*, and BERR* are the 68000's asynchronous bus control

signals. The two inverters marked O/C (open collector) can actively pull their outputs down to a low level, but they cannot put their outputs high. When the outputs of these open-collector circuits are high, they are passively pulled up to V_{cc} by the resistors.

By means of a timing diagram, analyze the operation of this circuit (assume that the requester asserts EXT_REQ^* to begin the arbitration sequence).





DESIGNING A MICROCOMPUTER SYSTEM

We are now going to apply some of the lessons learned in earlier chapters and design a modest 68000-based microcomputer. We also look at the design of a 68030 system. This chapter is divided into three parts:

1. An examination of some of the ways in which microcomputers are designed in order to make their testing relatively easy. A brief discussion then follows of the equipment and techniques commonly used in debugging digital systems.
2. The design of a 68000-based microcomputer with an expansion bus.
3. The design of a monitor and loader that permits information to be transferred to the 68000 system from a host computer. This monitor is written in assembly language and includes the routines necessary to drive a serial interface, to convert between ASCII strings and numeric quantities, and to interpret commands input from the console.



DESIGNING FOR RELIABILITY AND TESTABILITY

Once upon a time, an engineer designed a system to work, and to work as well as possible within its economic limitations. Design engineers were very important people and lived in castles (or at least mansions). Sometimes, due to faulty components or to the general perversity of nature, the apparatus that the designer had created stopped working. When this happened, the repairperson or troubleshooter was called in to pinpoint the source of the problem and to repair it. Unlike the designer, the troubleshooter lived in a cottage on the grounds of the castle, if he or she was lucky, or in a hut if he or she was not.

We now live in the age of realism and have banished such fairy stories. Design is no longer the only major factor in the production of complex digital equipment. Today, the cost of debugging and testing a microcomputer can be more than designing or building it in the first place. In other words, we can see little point in designing a system if it is almost impossible to test when it fails.

The designer and the test engineer now have to form an equal partnership and work together. The designer must produce a system with testability as one of its main criteria. To make this situation possible, designers must understand the limitations of the components they use, know their failure modes, and include facilities to help the test engineer to pinpoint the source of failure.

Before we can consider how to design testable equipment and examine fault-finding procedures, we need to look at some of the reasons why equipment fails. These reasons are as follows:

1. *The blunder.* A blunder is an act of folly that could have been avoided; for example, a designer may specify an OR gate instead of a NOR gate or may connect two or more gates with totem-pole outputs to the DTACK* line. Such blunders should not occur and are entirely due to human error. Blunders can be eliminated by double-checking circuits and systems before they reach production.

Sometimes blunders can be discovered at the prototype, or “breadboard,” stage or when the system is emulated in software. The latter approach is popular with the designer of digital circuits, and software packages are available for the emulation of digital systems.

2. *The subtlety.* A subtlety is a sort of “gentle blunder” and is a human design error that does not stick out like a blunder. A subtlety may be missed when the circuit is double-checked or when it is emulated in software. A typical subtlety is a timing error, which appears when a system is expanded by, say, the addition of a memory module. Without the module, the system works and passes its initial tests. With the module, the system fails because the additional signal delays through bus transmitters and receivers cannot be tolerated.
3. *The “stuck-at” fault.* A logic element may fail internally so that its output becomes independent of its input and remains either stuck-at-one or stuck-at-zero. A stuck-at fault is relatively easy to locate, provided that the inputs of the logic elements can be modified to permit outputs to toggle between states. We will return to this topic when we consider the design of testable systems. Note that a stuck-at fault may also be due to a short circuit between adjacent tracks of a printed circuit.
4. *The faulty IC.* Sometimes an IC is faulty in some other way than the stuck-at fault described previously. This fault can always be detected or cleared by substituting the suspected device with another of the same type that is known to function. Unfortunately, we are no longer able to test all ICs before they are used, because the number of internal states in a complex device is so great. Moreover, a faulty IC sometimes produces spectacularly obscure faults. For example, a microprocessor may execute an instruction correctly unless it is preceded by a particular instruction that causes it to fail; such a fault might be discovered only after the device has been in production for several months.
5. *The faulty PCB.* Many faults are caused by defects in the mechanical components of a digital system. In particular, the tracks of a printed circuit board may be shorted together or left open circuit because of a break in a trace. The worst type of fault is a blob of solder under an integrated circuit socket that short-circuits two pins but cannot be detected by optical inspection. These defects often produce symptoms identical to the “stuck-at” fault already mentioned.
6. *The intermittent fault.* The intermittent fault is one of the nastiest of faults because it is difficult to find, apparently inexplicable, and seemingly malicious. The origin of this fault may lie in any of the mechanisms already mentioned, although intermittent faults are most closely associated with mechanical prob-


lems. The intermittent fault is there one minute and gone the next, making it very difficult to trace. I have heard of engineers dealing with particularly frustrating intermittent faults by placing the board on the floor, jumping on it, and then reporting the defect as “too extensive to warrant further investigation.”

Testability Influence of Testability at the Design Stage Testing a system is like detective work—the source of the fault has to be deduced from the evidence it leaves behind. The test engineer is, however, better off than the detective. A system can be designed in such a way that a fault either automatically “points to itself” or is made to “show up” (with a little prompting). We will soon see how this objective is achieved.


Two things are necessary to achieve testability: the ability to monitor activity within a system and the ability to influence this activity. Figure 11.1 illustrates both these points with a simple circuit, a logic module driven by an on-card clock.

In Figure 11.1(a), the clock is connected directly to the system on the card. No convenient way exists to observe the action of the clock or to determine whether it is working according to its specification. At best, a probe can be attached to some pin carrying the clock signal.

Figure 11.1
Example of a
testable circuit




(a) Clock generator connected directly to the logic circuit



(b) Buffered clock brought off-card

Figure 11.1
Example of a
testable circuit
(Continued)



(c) On-card clock with facility for external clock input

In Figure 11.1(b), the clock is buffered and brought off the card via one of the pins on the PCB. We can now use external equipment to monitor the state of the clock without disturbing (i.e., loading) the system on the PCB. Note that two prices have been paid: an economic price (i.e., the cost of the additional buffer and pin on the connector) and a reduction in overall reliability (an extra component is needed on the board).


In Figure 11.1(c), not only has the buffered clock been brought off the board, but two inputs have been provided to modify the operation of the system. The clock is gated through an AND gate and a control signal, *local_clock_inhibit**, can be forced low to inhibit the on-card clock, effectively disconnecting it from the logic system. An external clock may be injected into the *clock_in* terminal once the local clock has been inhibited, thus permitting the system to be synchronized with an external clock that may be slowed or stopped for test purposes.

Figure 11.2 illustrates another path to enhanced testability. In Figure 11.2(a), the two control signals, *PRESET* and *HALT**, are permanently strapped to V_{cc} or ground, as appropriate, because their particular control functions are not required by the system. By using pull-up or pull-down resistors, these control lines can be brought out to test pins and employed to test the system by operating it in special modes (e.g., halted). This procedure can be extended to permit the injection of other stimuli and goes a long way to making stuck-at faults easier to detect.


In general, a digital system should be designed so that as many internal signals as possible (address, data, and control) are available for examination off-card. Sometimes an additional connector can be added to the card and used solely for test purposes. Similarly, test inputs for the generation of control stimuli should also be provided. Apart from making testing digital equipment easier, such provisions facilitate automatic testing. In an automatic testing system, a digital computer applies preprogrammed signals via the test inputs and computer-controlled test equipment monitors the response at the test outputs.

Testability and Feedback Paths The greatest obstacle to the effective testability of a computer system is its closed-loop nature. Consider first the open-loop circuit of Figure 11.3(a). An input is successively operated on by a number of processes to yield an output. At no stage does any feedback path exist between the output and input—hence

Figure 11.2
Increasing
testability
by making
control signals
accessible



(a) Control signal permanently connected to a logical zero or a one



(b) Control signal brought out to pins on a connector for testing


the term *open-loop*. To debug such a system, a known signal is injected into the input and traced through the various processes. If the input to a process is known and the nature of the process is known, the output of a process can be calculated. Whenever the measured output of a process differs from its expected value, we can confidently say that the process is faulty. Televisions, radios, and hifi equipment are largely examples of open-loop systems (although even these use closed-loop techniques in some circuits).

Consider now the closed-loop system of Figure 11.3(b). The input is combined with some function of the output and applied to process A. The output of process A is fed to processes B and C, and the output of process C fed back to process A. Such a system is called a *closed-loop* system because information circulates round the loop, from output to input. Localizing the source of a fault is now very difficult. The effects of a fault propagate through the system, are fed back to the input, and flow around the circuit. Thus, the effect of a fault at one point may be detected at an entirely different point—even “upstream” of the actual fault.


Figure 11.3(c) shows the computer as a closed-loop system. The computer calculates an address internally and uses it to read the next instruction from memory. The op-code flows along the data bus to the computer, where it is interpreted. The result of this interpretation eventually leads to the generation of a new address, and the sequence repeats ad infinitum.

Suppose the contents of a memory cell have been corrupted. The data read from the cell may cause the address of the next instruction to differ from that intended, and, say, cause a spurious jump, leading to unpredictable behavior. Because all aspects of the behavior of the system appear faulty, we find great difficulty in pinpointing the source


Figure 11.3
Open-loop and
closed-loop
systems



(a) Open-loop system



(b) Closed-loop system



(c) Computer as a closed-loop system

of the failure; for example, all the faults below could have produced the same observed effect:

1. The address from the computer is wrong because of a fault in the CPU. Equally, the CPU may be functionally perfect but its support circuitry (reset, clock, interrupt, etc.) may be faulty.
2. The address at the memory is wrong due to a fault on the address bus. Included here are the effects of errors in the address decoding circuitry.
3. The data on the data bus is wrong due to a fault in the memory (the actual fault in our example).
4. The data on the data bus is wrong due to a fault on the data bus. Data bus errors also arise from faults in the data bus buffers and their associated control.



There are two ways of dealing with this problem. One method is to monitor the operation of the system at several points over a period of time and then analyze its behavior

to determine the cause of the fault. Complex and expensive test equipment (the logic analyzer) is involved, a subject dealt with later in this chapter. The other method is to break the feedback path. Without feedback, the digital system can be tested by the same techniques available to the television repairperson.

Good Circuit Design In a book on microprocessor systems we are not able to become involved with the detailed design of digital circuits. However, some of the points that the engineer should bear in mind are worth listing when designing a circuit:

1. *Maximize access to the inputs and outputs.* Whenever possible, the inputs and outputs of circuits and submodules within the system under test should be accessible; that is, test points and test input paths should be liberally provided in the system. This is particularly true of systems with complex integrated circuits with inaccessible internal test points. The next best thing is to provide facilities to monitor the input and output pins of complex ICs.
2. *Adopt a modular approach to systems design.* As we have already seen, when we decompose a system into a number of subsystems, we can easily test the whole system by testing the subsystems one by one. Note that this approach generally requires that feedback paths be broken for the duration of the test. Sometimes modularity conflicts with economics. We may find expediency in using several components, spread throughout the card, to carry out a given logical operation; for example, the reset function (power-on-reset, manual reset, etc.) may be implemented by using a gate here, a gate there. In other words, unused gates at various points in the system are combined to provide a reset circuit for very little additional cost. Although this procedure may be good from an economic point of view, it runs counter to the principle expressed previously. Using dedicated circuits to perform a single task makes it easier to test the circuit in isolation. Sometimes the function can be carried out by test hardware external to the system under test.
3. *Avoid asynchronous logic.* Asynchronous circuits are arranged so that the output of one element triggers the next element, and so on. An asynchronous circuit does not have a global clock to determine the instant when each element changes state. Because the behavior of an asynchronous circuit may change if the signal delay incurred by an element is greater or less than that expected and because the asynchronous circuit is prone to race conditions, this type of circuit is not popular with some designers. Therefore, designers should, wherever possible, choose fully clocked synchronous circuits.
4. *Avoid monostables.* The monostable is a classic digital circuit that generates a pulse of fixed duration whenever it is triggered. A resistor-capacitor network (Figure 11.4(a)) determines the duration of the pulse. The monostable is not popular with either the test engineer or the designer. The test engineer is unhappy because observation of the output of a monostable is often difficult—especially if the pulse is very short. The designer does not like the monostable because it is inflexible (the timing delay is determined by analog components) and is also prone to trigger from noise on the power lines or other spurious inputs. An alternative to the conventional monostable is the purely digital circuit of Figure 11.4(b). When the RS flip-flop is set, the AND gate is enabled and the counter

Figure 11.4
Monostable



counts up. When the output of the counter reaches a preset value, the output of the comparator resets the flip-flop and the counter is cleared. The advantage of this circuit is its absence of analog components and its flexibility—the pulse width is modified by changing the clock rate or by reprogramming the counter. These facilities are very useful in testing the system.


5. *Place “important” devices in sockets.* Some designers believe that important (or even *all*) digital elements should be plugged into sockets rather than soldered directly to the board. Testing ICs becomes very easy, because they can be unplugged and tested off-card. This approach is very controversial, because integrated circuit sockets are relatively unreliable and intermittent faults due to poor pin-socket contacts are common. However, without sockets, the testing of integrated circuits by substitution is a rather difficult task. Unsoldering ICs often damages PC boards.

6. *Do not use marginal design.* Never design a system that operates outside its guaranteed parameters. We all know that a gate with a fanout of 10 will drive 12 loads because worst-case parameters are just that. In “normal” operation these parameters can be exceeded, but no designer should ever rely on this fact. Cases have been reported where manufacturers have had a working model on the test bed and then gone into full-scale production, with disastrous results.

Static Testing Static testing is the name given to tests on a digital system that break the feedback loop between input and output. Basically, in a static test the result of one operation is not permitted to lead to the next operation; that is, only one cycle at a time is permitted.

A static tester replaces the CPU with a *CPU emulator*, which is illustrated in Figure 11.5. The CPU emulator mimics certain aspects of a CPU. A test circuit has a number of switches enabling address, data, and control signals to be set up manually. From this module, a 64-pin header at the end of a length of ribbon cable is plugged into the 68000 socket of the system under test.


Figure 11.5
Static emulator



The circuit details of a possible static emulator are given in Figure 11.6. Address information is set up on 13 switches and applied to the inputs of 23 tristate bus drivers. When enabled, these bus drivers place a user-selectable address onto the address bus of the system under test. As this address is static, we are able to examine address lines and address decoder outputs on the module under test with an oscilloscope or even a voltmeter. Of course, static emulation is not very helpful in debugging dynamic memory circuits!

In a similar way, control lines AS*, UDS*, LDS*, BG*, and FC0 to FC2 can all be set up from switches on the emulator. Note that control lines should all be debounced by RS flip-flops, as shown in Figure 11.6. The emulator must be able both to provide a source of data to emulate a write cycle and to read data from memory to emulate a read cycle. In Figure 11.6, 16 bus drivers place data from switches on the data bus whenever $R/W^* = 0$, and another 16 bus receivers drive LEDs to indicate the state of the data bus.

Figure 11.6
Circuit diagram
of a simple
static emulator



To use the static emulator in the read mode, the appropriate address is set up, R/W* set to a logical 1, and AS* plus UDS* or LDS* set to a logical 0. The contents of the data bus are then displayed on the data LEDs. As the DTACK* pulse from the system under test may be very short, a latch is necessary to catch its leading edge.

If the system has a ROM with known data, we are able to test the address and data buses by applying an address and examining the resulting data. Should this result not be the one expected, the address and data paths can be traced until the fault has been located.

It would be wrong to suggest that this type of static emulation is anything other than a relatively crude error detector/locator; for example, the static emulator might not detect two address lines shorted together if the test address includes both the faulty address lines at the same level. However, such a circuit should prove quite effective for use in university and polytechnic laboratories.

Logic Analyzer

The logic analyzer continues from where the static emulator left off. The analyzer examines and displays the operation of a digital system dynamically and in real time. In principle, a logic analyzer is a digital-domain oscilloscope. An oscilloscope displays one or two (or up to about eight) analog signals on a CRT as a function of time. Most oscilloscopes are able to display only a periodic waveform.


Figure 11.7 illustrates the basic principles of a logic analyzer, which operates in one of two modes: an acquisition mode and a display mode. In the acquisition mode (Figure 11.7(a)), a number of channels from the system under test are sampled and the samples stored in consecutive locations in the analyzer's memory. The samples are digital quantities and have the logical values 0 or 1. This fact is important, because signals at a test point at an indeterminate level are always recorded as a logical 0 or a logical 1 by the analyzer. The analyzer is triggered by a start signal and stops on receipt of a stop signal. During this time, the counter counts successively upward as each sample is taken and stored.

In the display mode (Figure 11.7(b)), the counter free-runs and periodically steps through each memory location containing data collected during the acquisition phase. This data is fed to the inputs of a multichannel oscilloscope and displayed as a series of traces, one for each channel.


From the preceding comments, we can clearly see that the logic analyzer provides a snapshot of the state of the system under test over a period of time. If sufficient channels exist, we are able to sit down and analyze the activity on the buses and therefore to determine whether or not the system is functioning correctly. From the observed data, the cause of a fault can frequently be localized. Note that the logic analyzer can debug both hardware and software, and that most logic analyzers are able to deal with asynchronous events such as interrupts.

Many logic analyzers offer a number of display options. Figure 11.8 shows four popular display formats. Figures 11.8(a) and (b) illustrate the waveform and binary modes, respectively. The waveform is reconstructed from the digital data stored in the analyzer memory. Unlike the oscilloscope, these waveforms are purely digital and are *idealized* versions of the waveforms from the actual system under test. Because the original signals are sampled periodically, timing relationships cannot *accurately* be measured from the logic analyzer display. The binary mode displays the data as a table (octal and hexadecimal modes are also common).

Figure 11.7
Logic analyzer



(a) Signal acquisition mode




(b) Signal display mode


Figure 11.8(c) illustrates the disassembly mode, in which the information from the system under test comes from the processor's address and data buses and is displayed in mnemonic form. In order to do this, the logic analyzer must include a "personality module" to disassemble the code of the particular microprocessor under test. The display mode is very effective in software debugging—particularly for real-time and interrupt-driven systems.

Figure 11.8(d) illustrates the rather curious looking point-plotting display. An n -channel logic analyzer plots each n -bit sample as a single point on the screen, by dividing the screen into 2^n points. Therefore, as the digital system changes from one state to another, a sequence of points is displayed on the screen. Interpreting such a display is an

Figure 11.8 Logic analyzer display formats




(a) The waveform display mode




(b) The binary display mode

Figure 11.8 Logic analyzer display formats (Continued)



(c) The disassembly display mode




(d) The point-plotting display mode

art form! Some people would say that reading the display is comparable to reading the future in tea leaves.

Many logic analyzers can operate in a so-called state mode. In the state mode, the logic analyzer takes its clock from the system under investigation and is therefore able to operate in synchronism with the system. For example, a state mode logic analyzer investigating the 68000 would use the 68000's own clock to capture the contents of the address, data, and control buses as instructions are executed. By capturing the processor's address, data, and status signals, it is possible to display the current state of the processor and its past history on a screen. You can frequently display information in mnemonic form by disassembling the instructions. By doing this you can investigate the code that the processor actually executes (the listing gives you the code you think that the processor is executing). Moreover, the state mode is very useful in investigating the relationship between the program and external events such as interrupts. You can see how the processor responds to an actual interrupt.

Logic Analyzer Characteristics Before we look at how logic analyzers help us to debug microprocessor systems, we need to think about their characteristics and limitations. Possibly the key part of a logic analyzer is its signal-acquisition circuit, which is shown in block diagram form in Figure 11.9. The input signals, typically 16 to 64 or more channels, are applied to analog signal comparators that generate a logical 1 or 0 output depending on whether the signal is above or below some threshold. This threshold may be switch selectable to suit TTL or ECL logic levels, or continuously variable to permit the acquisition of an arbitrary binary signal in the range (typically) of -3 to $+12$ V.

Figure 11.9
Signal
acquisition
circuit of a
logic analyzer




Because the input goes through a comparator, it is always interpreted as a true or false level. Therefore, a logic analyzer cannot readily be used to detect faults due to incorrect signal levels. That procedure is the province of the oscilloscope.

The outputs of the comparators are then captured by a latch. Figure 11.10 provides a timing diagram of a synchronously clocked logic analyzer operating from, say, the system clock. To keep things simple, only two channels of input are shown. Three points are noted from this diagram:

1. At point A, the signals on channels 1 and 2 change state. The change is not displayed until the signals have been sampled by the falling edge of the clock. Therefore, the logic analyzer does not record input changes instantaneously.
2. At point B, channel 1 makes a negative transition before channel 2. As both channels are not sampled until the next falling edge of the clock, the displayed data shows them making a negative transition simultaneously; that is, the relative delay between traces is not preserved.
3. At point C, a short pulse, or glitch, occurs on channel 2. Because this pulse falls between two successive sampling clocks, it is not recorded and does not appear on the display. Therefore, short-term events that play havoc with the system under test may go unnoticed when subjected to investigation by a logic analyzer.

Figure 11.10
Effect of
sampling
a signal
synchronously




The foregoing points present a more gloomy picture than is actually the case. Remember that a real microprocessor-based system is itself clocked synchronously. Moreover, the setup and hold times of the logic analyzer are likely to be smaller than those of many components in a microprocessor system. However, if a glitch does occur in a microprocessor system, *some* logic analyzers will most probably miss it.

Logic analyzers with asynchronously clocked data-acquisition latches are also available. Here the latch is triggered by the analyzer's own clock. The phase relationship

between channels becomes easier to observe as the number of sampling clock pulses per system clock is increased. The sampling clock frequency should be at least four times the system clock frequency, and a factor of 10 to 20 is not uncommon. The use of such a high clock ratio also makes the capture of glitches much easier.

Figure 11.11 illustrates the advantages of asynchronous clocking.

Figure 11.11
Effect of
sampling
a signal
asynchronously



Some logic analyzers have a special glitch-detection feature. As a glitch is missed entirely if it falls between two sampling points, a latch can be used to detect a glitch by applying the channel input to its clock. A glitch triggers the latch and is displayed when the analyzer enters its playback mode. Generally speaking, some logic analyzers are dedicated almost exclusively to detecting hardware faults, whereas other analyzers are aimed more at debugging software errors. The engineer should be aware of this difference when buying a logic analyzer.

Triggering A microprocessor system, running at a clock rate of 8 MHz with 24-bit address buses, 16-bit data buses, and 10-bit (or more) control buses, generates about 400,000,000 bits of information per second. Clearly, no reasonably priced logic analyzer can record such a data flow for more than a few microseconds. A method of starting the recording process and terminating it at suitable times must be found.

Logic analyzers are invariably triggered by an *event* that is defined by the operator. The event corresponds to some pattern of data on the input channels and/or a particular data pattern at the *qualifier inputs*. A logic analyzer has inputs (qualifier inputs) that are employed by the analyzer to trigger the recording of data, but are not themselves displayed. We should note that a signal employed for the purposes of triggering the

display may be defined as 1, 0, or X (i.e., “don’t care”); for example, an address in the range \$4500 to \$450F may be used as a trigger by selecting the trigger to be 0100 0101 0000 XXXX. Early logic analyzers had their trigger conditions entered from front panel switches. Modern devices use a keyboard or a keypad to enter the trigger conditions.

The analyzer may also be triggered *before* the specified event. This apparent exercise in time travel is achieved by letting the analyzer record input data freely; that is, at any instant the analyzer’s buffer contains the last N samples recorded, where N is the length of the buffer. The input is stored in a circular buffer, and once the buffer is full, new data overwrites the oldest data in the buffer. The recording is halted by the trigger, at which point the analyzer memory contains a record of the data flow from the system under test leading up to the trigger event.

Signature Analyzer

Signature analysis offers a quick, effective, low-cost troubleshooting technique and is aimed at the manufacturer of digital systems who produces large numbers of similar systems rather than at the engineer who builds a single prototype. A logic analyzer produces a snapshot of the operation of a system, which can later be examined to deduce the cause of a fault. Clearly, complex equipment and highly trained personnel are required. Signature analysis simply gives the equipment under test a task to perform and then offers a “go/no-go” analysis of the results.

At any point, or node, in a digital circuit, the signal level switches between logic states as information passes through the node. If the equipment executes a given task, the sequence of pulses observed at the node is the same each time the task is carried out. The node may be an address, data, or control line or an intermediate point such as a chip select.


The signal analysis condenses the complex sequences of pulses at a node into a single *fingerprint*, or *signature*, which is similar to the cyclic redundancy code found in data transmission systems.

Figure 11.12 illustrates the principle and the great simplicity of the signature analyzer. A 16-bit shift register is clocked by the system under test. The data moved into the least significant bit of the shift register is the EXCLUSIVE OR of the data input from the system under test and four outputs from the shift register; that is,

$$D_0 = D_{in} \oplus Q_6 \oplus Q_8 \oplus Q_{11} \oplus Q_{15}$$

Sixteen stages are used because a 16-bit shift register detects a multibit error in the data stream with a probability of 99.998 percent and a single-bit error with a probability of


Figure 11.12
Principle of
the signature
analyzer



100 percent. Fewer stages do not give such a large probability of detecting an error and more stages increase the cost of the signature analyzer.

Figure 11.13 provides an idea of the circuitry of a signature analyzer (albeit a highly simplified circuit). Four inputs to the analyzer are required: a clock, a data input, a start, and a stop. To use the analyzer, the four leads are attached to the system under test. Suppose that the start signal makes an active transition. Data is clocked into the shift register until the stop signal is asserted. The displayed signature then represents the outcome of the test.

Figure 11.13
Highly simplified
circuit of a
signature
analyzer



The signature is totally arbitrary and is not amenable to analysis. The operator compares the measured signature with that recorded in the troubleshooting manual for the system under test. If the signatures are the same, the equipment has passed the test. If they differ, it has failed.

In order to apply signature analysis usefully, the system under test should be placed in some cyclical free-running mode; for example, the operating system ROM may be replaced by a test ROM that executes a software loop. The start and stop signals are obtained from suitable points within the system under test; for example, A_{16} may be toggled after every hundredth cycle of the loop to generate a start signal. The data input may come from any point in the system that is not at a static signal level. For each node at which the probe is placed, the expected signature is recorded in the system manual—just as voltages are provided at test points in analog circuits.

As the system is operating in a cyclic mode, the signature is constantly updated—each new signature being the same as the previous signature. If the signature is unstable, an intermittent fault or a problem caused by asynchronous events (e.g., interrupts, DMA, and DRAM refresh cycles) interfering with the test may result. Sometimes an unstable signature is caused by the choice of unsuitable clock, data, start, or stop signals. Clearly, the data input should make its transitions when the clock is stable.

Although the preceding method of forcing the system under test into a repeatable, known, cyclic mode involves the substitution of a test ROM, other techniques are available. It is possible to break the feedback path within a digital system by disconnecting the CPU's data inputs from the data bus by means of some test fixture. Then the data lines can be pulled up or down to force the CPU to execute an infinite series of **NOps** or some other operation code. As with the test ROM, the signature is measured at various points in the circuit and compared with the published values.

Signature analysis is obviously suited to production line testing, where fault finding is turned into a flowchart procedure that test staff can learn in a very short time.

Microprocessor Development System

The microprocessor development system (MDS) is designed to facilitate both the design and production of a microprocessor system and to debug it. Inside the MDS lies a general-purpose digital computer, frequently (but not always) based on the microprocessor in the system to be developed. The general-purpose computer is disk based and offers comprehensive software development facilities. Combined with this computer is a built-in logic analyzer to test the hardware of the system under development. Unlike all other test equipment, the MDS can be used to debug a system from its paper implementation phase to its production-line testing.

Software Development The software development system runs under an operating system, which may be a proprietary operating system such as UNIX or may originate from the manufacturer of the MDS. Software running under the operating system normally includes an editor, assembler, linker, emulator, and possibly one or more compilers.


As a microcomputer consists of two fundamental components (its hardware and its software), and one component is useless without the other, a microprocessor system is inherently difficult to develop. The MDS solves this dilemma by providing a framework within which the software can be constructed and debugged entirely independently of the target system on which it will eventually run.

Once the hardware environment of the target system has been specified, the software development can begin. The MDS offers an editor and an assembler so that the necessary object code can be produced. Alternatively, a compiler may be provided that generates the object code for the appropriate CPU in the system being developed. If this system were all an MDS offered in the way of software development, it would hardly be worth the large price tag attached to it.

The MDS is also able to run the software under its emulation mode. Usually three levels of emulation are offered—levels 0, 1, and 2. In level 0, the target hardware is not available and the software runs entirely on the MDS system. All the usual debug-package software tools are supplied and we are able to examine and modify memory locations, to insert breakpoints, and to trace through the program; for example, keyboard input can be simulated as a file that returns a character wherever it is interrogated.

Under level 1 emulation, the target hardware is present and an emulation probe from the MDS is inserted in the socket of the CPU in the target hardware. The actual CPU is, of course, in the MDS. Partitioning the processor's memory space is possible between the target and MDS system.

Figure 11.14 shows how the memory is partitioned between the MDS and target hardware. The 68000 itself is part of the MDS hardware. Its address bus is connected to both the MDS and the external target hardware. Consequently, the same location is

Figure 11.14 Partitioning the memory space between the CPU and the MDS

accessed in both systems. The data bus and associated control signals are multiplexed between the MDS memory and the target hardware. Whenever the CPU generates an address, it is applied to a mapping table to determine whether that address belongs in the MDS or the target hardware. The output of the mapping table controls the multiplexer and routes signals between the CPU and the MDS or between the CPU and the target hardware.

During the software emulator initialization phase, the address table is set up by the programmer when he or she allocates address space to the MDS or to the target hardware. Suppose that the software has been successfully debugged and that the target hardware contains a serial I/O port. We are now able to assign all memory to the MDS and map only the serial interface address space to the target hardware. In this state, only the I/O port together with its address and data paths on the target system are being tested. The I/O port can, of course, be used normally even though its associated ROM and RAM are all in the MDS.

If the preceding test works, more features of the target hardware can be mapped onto the CPU address space—including the RAM. At this stage, all peripherals are operating in the target hardware rather than being emulated in the MDS, and all data is located in the target's own memory. All the MDS's debug features can still be used.

By now, only the CPU and the ROM portion of the target system are in the MDS. The last stage in the development process is to transfer the program developed on the MDS to EPROM or even to mask-programmed ROM. When this stage is completed and the EPROM plugged into the target hardware, the MDS runs in emulation mode 2.

In emulation mode 2, the MDS monitors the operation of the target hardware. Indeed, we can safely say that the MDS is now operating as a logic analyzer. An MDS offering this facility has additional channel inputs (usually as an option to the basic model) that can be connected to various points of the target system to permit the usual logic analyzer triggering modes.

The MDS was one of the most expensive and complex pieces of test equipment available (neglecting the computer-controlled automatic test station found on a production

line) and was intended for use by system design and development engineers who follow the design of equipment from its original concept to prototype. Today a basic MDS can be bought for as little as \$5000.

11.2


DESIGN EXAMPLE USING THE 68000

In this section we examine the design of a modest microcomputer based on the 68000 CPU. Before we consider the design of this computer, called TS2, we need to provide it with a specification.

Specification of the TS2

1. The TS2 uses a 68000 CPU. (I'd get funny looks if I used an 8086 in a book about the 68000.)
2. The TS2 is built on an extended, double Eurocard (233.4×220 mm), which provides ample room for the CPU, bus control, local memory, and interface circuitry.
3. The CPU card is capable of operating on its own. System testing is thus facilitated because other modules are not required to operate the CPU card in a stand-alone mode.
4. An external bus is used to connect other modules to the CPU card. An interface between the 68000 on the CPU module and the backplane is essential.
5. The VMEbus itself is not used, as the full functionality of the VMEbus is not necessary. Therefore, a relatively low-cost backplane can be implemented.
6. The memory on the CPU card is static RAM and EPROM to avoid the difficulty in debugging the CPU system together with its DRAM. This author does not have a microprocessor development system that would permit the debugging of DRAM *independently* of the CPU and its software.
7. Full seven-level interrupt facilities are provided.
8. No on-card facility limits the capability of the system.
9. Full address decoding is provided. The address space is to be compatible with the Motorola MEX68KECB (ECB for short) development system in order to facilitate the transport of software between TS2 and the ECB.
10. The vector number table at \$00 0000 to \$00 03FF is implemented in RAM. Therefore, the reset vectors are overlaid as described in Chapter 6.
11. The RAM is implemented by $8K \times 8$ CMOS devices to minimize the component count.
12. The ROM is implemented by 2764 type $8K \times 8$ EPROMs.
13. The terminal (console) interface is through a serial port. A secondary serial port is also provided. Configuration is to be the same as in the ECB development system.

The block diagram of the arrangement of a single-board computer satisfying the design criteria is given in Figure 11.15, which is a very general diagram and serves as a "checklist" for the various parts of the system to be elaborated. Only one design decision has been taken at this stage. For the sake of simplicity, the module's local address and

Figure 11.15 Block diagram of a single-board computer

data buses have not been buffered. This fact implies that care should be taken not to load the local address and data buses too heavily.

Basic CPU Control Circuitry

Every CPU requires a certain amount of basic control circuitry to enable it to operate—this circuitry includes its clock, reset, halt, and similar functions. Such circuitry can be designed largely independently of the rest of the system and is needed to perform even the simplest tests on the CPU. Therefore, we will design these circuits first.

Figure 11.16 gives the diagram of the control circuitry surrounding the 68000, excluding the interrupt request inputs. The control of **HALT*** and **RESET*** is conventional (see Chapter 4). At power-on, a 555 timer configured as a monostable, L7, generates a single active-high pulse.

The position of each integrated circuit, or to be more precise, each DIP package, on the double Eurocard is indicated by a letter and a number. The letter denotes the row in which the IC is found and the number denotes its position in that row. We have used this method to allow spaces on the board to be populated with ICs later, without altering the numbering (i.e., sequence) of existing ICs. Had we called them 1, 2, . . . , the addition of a new IC in a previously empty location would have given it an out-of-sequence number.

Open-collector inverting buffers, L6a and L6b, apply the reset pulse to the 68000's RESET* and HALT* inputs, respectively. A manual reset generator is formed from two cross-coupled NAND gates, J7a and J7b, and applied to the reset lines by a further two open-collector buffers, L6c and L6d. An inverting buffer, G2b, gates the reset pulse from L7 onto the system bus as the active-low POR* (power_on_reset). This signal can be used by other modules to clear circuits on power-up.

An LED is connected to the HALT* pin via a buffer. This LED is fitted to the front panel and confirms the reset operation. It also shows if the CPU has asserted HALT* because of a double bus fault.

The 68000 clock input is provided by an 8-MHz crystal-controlled clock in a DIP package. L3, a 74LS93 divide-by-16 counter, provides submultiples of the basic clock frequency for other functions. When performing initial tests, we usually run the CPU from a 4-MHz clock.

The high impedance control inputs shown in Figure 11.16 are pulled up to the V_{CC} by resistors. Although pull-up resistors are necessary on BR*, DTACK*, etc., the reader may be surprised to find them on AS*, UDS*, LDS*, and R/W*. They are required here because these pins are driven by tristate outputs in the 68000. When the 68000 relinquishes the bus, all tristate lines are floated. To leave the state of these bus lines undefined is unwise, as a spurious bus cycle might possibly be generated in certain circumstances. A better course is to be safe rather than sorry. During the testing phase, some of the pull-up resistors were temporary and used only for test purposes, because they were connected to lines that will later be pulled up or down by totem-pole outputs. They appear in Figure 11.16 so that the circuit can be tested independently of the rest of the system.

Testing the CPU control circuitry is very easy. The power_on_reset circuit is tested by attaching an oscilloscope probe to test point 1 (TP1), switching on the V_{CC} power supply, and observing the positive-going pulse. A negative-going pulse should be observed at the CPU's RESET* and HALT* pins. The manual reset pulse generator should force HALT* and RESET* low whenever the reset button is pushed.

An 8-MHz square wave should be observed at the CLK input to the CPU. All inputs pulled up to a logical 1 should be at a logical 1 state.

The next step is to install the 68000 and to force the CPU to free-run. As no memory components have yet been fitted, the CPU must be fooled into thinking that it is executing valid bus cycles. To do this, DTACK* is temporarily connected to the AS* output. Whenever the 68000 starts a memory access by asserting AS*, DTACK* is automatically asserted to complete the cycle.

The 68000 is a tricky beast to test in a free-running mode, because it generates an exception if a nonvalid op-code is detected. Should the 68000 then generate a second exception, the resulting bus fault will cause it to halt. Therefore, the 68000 must always see a valid op-code on its data bus. One way of doing this is to pull up (or down) the data

bus lines with resistors to V_{cc} (or ground). Traditionally, CPUs are tested by placing a **NOP** (no operation) op-code on the data bus. The 68000 **NOP** code is \$4E71 (i.e., %0100 1110 0111 0001). If this code is jammed onto the data bus, the 68000 will also use it for the stack pointer and reset vectors during the reset exception processing. Sadly, this code will lead to an address error. When the CPU reads the stack pointer from addresses \$00 0000 and \$00 0002 at the start of its reset exception processing, it obtains \$4E71 4E71. Unfortunately, this value is *odd* and generates an address exception. We need to use a dummy op-code that is even to allow the CPU to free-run.

When a suitable op-code has been jammed onto D_{00} to D_{15} , the 68000 should free-run and a square wave be observed on address pins A_{01} to A_{23} . The frequency at pin A_i should be one half that at pin A_{i-1} .

Interrupt Circuit

The interrupt control circuitry surrounding the 68000 is entirely conventional and does not depart from that described in Chapter 6. In Figure 11.17 a 74LS148 eight-line-to-three-line priority encoder, J4, converts the seven levels of interrupt request input into a 3-bit code on $IPL0^*$ to $IPL2^*$. Note that each interrupt request input must have a pull-up resistor.

The function code from the 68000 is decoded by J5, a 74LS138, and the resulting $IACK^*$ output used to enable a second decoder, J6. J6 is also strobed by AS^* and converts the information on A_{01} to A_{03} during an $IACK$ cycle into one of seven levels of interrupt acknowledge output ($IACK1^*$ to $IACK7^*$). Other function code information supplied by J5 that may be useful in debugging the system is the “user/supervisor” memory access codes and the “program/data” bus cycle codes.


The interrupt control circuitry can be tested by periodically pulsing $IRQ7^*$ (the non-maskable interrupt) and observing the response on $IACK7^*$. A suitable source of pulses for $IRQ7^*$ can be found on the address lines during the free-running mode—for example, A_{05} . Note that other levels of interrupt cannot be tested yet as the 68000 sets its mask bits to level 7 during its reset. In general, detailed testing of interrupt control circuits is not possible until exception-handling routines have been written.

Address Decoder Circuitry on the CPU Module

The specification of the TS2 CPU module calls for up to 32 Kbytes of static RAM and up to 32 Kbytes of EPROM at the bottom of the processor’s 16-Mbyte memory space. Immediately above the RAM memory space sits the peripheral address space, permitting up to eight memory-mapped components, each occupying 64 bytes. Table 11.1 gives the memory map of the TS2 CPU module. The address decoding table corresponding to the memory map of Table 11.1 is given in Table 11.2.

The diagram of a possible implementation of Table 11.2 is given in Figure 11.18. A five-input NOR gate, K3a, generates an active-high output, G1, whenever A_{19} to A_{23} are all low. Together with A_{18}^* and A_{17}^* , this gate enables a three-line-to-eight-line decoder, K5, that divides the lower 128 Kbytes of memory space from \$00 0000 to \$01 FFFF into eight blocks of 16K. The first four blocks decode the address space for the read/write memory and ROM. We deal with the selection of the reset vector memory space in ROM later.

The active-low peripherals_group_select* output of K5 (i.e., the address range \$01 0000 to \$01 3FFF) enables a second three-line-to-eight-line decoder, K6. K6 is a 25LS2548 that has two active-low and two active-high enable inputs. It also has an

Figure 11.17 The 68000's interrupt control circuitry

active-low open-collector output, ACK^* , that is asserted whenever the device is enabled *and* is strobed by a negative-going pulse on its RD^* or WR^* inputs.

K6 is also enabled by G3 from K4a, which is high when A_{09} to A_{13} are all low, and by AS^* from the CPU. Thus, whenever a valid address in the range \$01 0000 to \$01 01FF appears on the address bus, one of K6's active-low outputs is asserted. When either UDS^* or LDS^* go low in the same cycle, the ACK^* of the decoder is asserted, indicating a synchronous access to a peripheral by asserting the processor's VPA^* input. Note that this arrangement is intended to be used in conjunction with 6800-series peripherals.

Table 11.1
Memory map
of the TS2
CPU module

	Size (bytes)	Device	Address Space
1	8	EPROM1	00 0000–00 0007
2	16K	RAM1	00 0008–00 3FFF
3	16K	RAM2	00 4000–00 7FFF
4	16K	EPROM1	00 8000–00 BFFF
5	16K	EPROM2	00 C000–00 FFFF
6	64	Peripheral 1	01 0000–01 003F
7	64	Peripheral 2	01 0040–01 007F
8	64	Peripheral 3	01 0080–01 00BF
9	64	Peripheral 4	01 00C0–01 00FF
10	64	Peripheral 5	01 0100–01 013F
11	64	Peripheral 6	01 0140–01 017F
12	64	Peripheral 7	01 0180–01 01BF
13	64	Peripheral 8	01 01C0–01 01FF

An access to the reset vectors in the range \$00 0000 to \$00 0007 is detected by gates K3a, K3b, K4a, K4b, H4c, and H3a. When the output of each NOR gate is high, signifying a zero on A_{03} to A_{23} , the output of the NAND gate H3a, RV^* , goes active-low; that is, RV^* is low whenever a reset vector is being accessed and is used to overlay the exception table in read/write memory with the reset vectors in ROM.

The address decoder of Figure 11.18 can be tested to a limited extent by free-running the CPU and detecting decoding pulses at the outputs of the address decoder. A better technique is to insert a test ROM and to execute an infinite loop which periodically accesses the reset vector space. This makes it easy to observe the operation of the circuit on an oscilloscope.

The selection of the individual RAM and EPROM components from the address decoder outputs is carried out by the circuit of Figure 11.19. Two-input OR gates combine one of the four device-select signals ($SEL0^*$ to $SEL3^*$) from the address decoder with the appropriate data strobe (UDS^* or LDS^*) to produce the actual active-low chip-select inputs to the eight memory components on the CPU module.

Table 11.2 Address decoding table for the TS2 CPU module memory map

Device	A_{23}	A_{22}	...	A_{16}	A_{15}	A_{14}	A_{13}	A_{12}	A_{11}	A_{10}	A_{09}	A_{08}	A_{07}	A_{06}	A_{05}	A_{04}	A_{03}	A_{02}	A_{01}
1 EPROM1	0	0	...	0	0	0	0	0	0	0	0	0	0	0	0	0	0	×	×
2 RAM1	0	0	...	0	0	0	×	×	×	×	×	×	×	×	×	×	×	×	×
3 RAM2	0	0	...	0	0	1	×	×	×	×	×	×	×	×	×	×	×	×	×
4 EPROM1	0	0	...	0	1	0	×	×	×	×	×	×	×	×	×	×	×	×	×
5 EPROM2	0	0	...	0	1	1	×	×	×	×	×	×	×	×	×	×	×	×	×
6 PERI1	0	0	...	1	0	0	0	0	0	0	0	0	0	×	×	×	×	×	×
7 PERI2	0	0	...	1	0	0	0	0	0	0	0	0	0	1	×	×	×	×	×
8 PERI3	0	0	...	1	0	0	0	0	0	0	0	0	1	0	×	×	×	×	×
9 PERI4	0	0	...	1	0	0	0	0	0	0	0	0	1	1	×	×	×	×	×
10 PERI5	0	0	...	1	0	0	0	0	0	0	0	1	0	0	×	×	×	×	×
11 PERI6	0	0	...	1	0	0	0	0	0	0	0	1	0	1	×	×	×	×	×
12 PERI7	0	0	...	1	0	0	0	0	0	0	0	1	1	0	×	×	×	×	×
13 PERI8	0	0	...	1	0	0	0	0	0	0	0	1	1	1	×	×	×	×	×



Figure 11.18 Arrangement of TS2's address decoding circuits on the CPU module


Figure 11.19 Selecting RAM and ROM on the CPU module

The circuit of Figure 11.19 is also responsible for overlaying the reset vector space onto the ROM memory space. The technique used in Figure 11.19 is exactly as described in Chapter 6. When the RV^* signal goes active-low while a reset vector is being fetched, the read/write memory at \$00 0000 to \$00 3FFF is disabled and the EPROM at \$00 8000 to \$00 BFFF substituted.

Memory on the CPU Module

The use of $8K \times 8$ memory components permits the design of a memory with a very low component count and virtually no design effort. Figure 11.20 gives the circuit diagram of half the memory components on the CPU module—the others are arranged in exactly the same fashion but are enabled by different chip-select signals from the address decoder.

Figure 11.20 RAM and ROM on the CPU module



No further comment is required other than to point out that the EPROMs have their active-low output enables (OE^*) driven by R/W^* from the processor via an inverter. This action is necessary to avoid a bus conflict if a write access is made to EPROM memory space.

DTACK* and BERR* Control

Each memory access cycle begins with the assertion of AS^* by the 68000 and ends with the assertion of $DTACK^*$ (or VPA^*) by the addressed device or with the assertion of $BERR^*$ by a watchdog timer. Figure 11.21 gives the diagram of the $DTACK^*$ and $BERR^*$ control circuitry on the CPU module.

Whenever a block of 16 Kbytes of memory is selected on the CPU module, one of the four select signals, $SEL0^*$ to $SEL3^*$, goes active-low. The output, $MSEL$, of the NAND gate H3b is then forced active-high. $MSEL$ becomes the $ENABLE/LOAD^*$ control input of a 74LS161 4-bit counter, H2. When $MSEL = 0$ (i.e., on-board memory not accessed), the counter is held in its load state and the data inputs on D_a to D_d are preloaded into the counter—in this example 1100. The Q_d output from the counter is gated, uninverted, through G4b, H4b, and G4c to form the processor's $DTACK^*$ input.

When $MSEL$ goes high the counter is enabled. The counter is clocked from the 68000's clock and counts upward from 1100. After four clock pulses, the counter folds over from 1111 to 0000 and Q_d (and therefore $DTACK^*$) goes low to provide the handshake required by the 68000 CPU. At the end of the cycle, AS^* is negated and $MSEL$ goes low to preload the counter with 1100 and negate $DTACK^*$. Figure 11.22(a) gives the timing diagram of this circuit.


At the same time that H2 begins counting, a second timer, G1 (another 74LS161), also begins to count upward. The count clock is taken from the 68000's E output which runs at $CLK/10$. This counter is cleared to zero whenever AS^* is negated. The ripple output from the counter goes high after the fifteenth count from zero and is inverted by the open-collector gate L6e to provide the CPU with a $BERR^*$ input. Therefore, unless AS^* is negated within 15 E-clock cycles of the start of a bus cycle, $BERR^*$ is forced low to terminate the cycle. Note that the counter is disabled ($EP = 0$) in the single-step mode (discussed later) to avoid a spurious bus error exception. Figure 11.22(b) provides a timing diagram of the watchdog timer.

A useful feature of the $DTACK^*$ circuit is the addition of a single-step mode, allowing the execution of a single bus cycle (note bus cycle, *not* instruction) each time a button is pushed. This facility can be used to debug the system by freezing the state of the processor.

One of the inputs to the OR gate H4b is $INHIBIT_DTACK$. If this is active-high, the output of the OR gate is permanently true and the generation of $DTACK^*$ by the $DTACK^*$ delay circuit (or from the system bus) is inhibited. Therefore, a bus cycle remains frozen with AS^* asserted, forcing the CPU to generate an infinite stream of wait states.

Two positive-edge triggered D flip-flops, F1a and G3a, control $INHIBIT_DTACK$. F1a acts as a debounced switch and produces an SS/RUN^* signal from its Q output, depending only on the state of the single-step/run switch. Unfortunately, it would be unwise to use the output of F1a to inhibit $DTACK^*$, because changing from run to single-step mode in mid bus cycle might lead to unpredictable results. Instead, the output of F1a is synchronized with AS^* from the processor by a second flip-flop, G3a. Figure 11.22(c) shows how the $INHIBIT_DTACK$ signal from G3a is forced high only when AS^* is



Figure 11.21 DTACK* and BERR* control circuitry



negated at the end of a bus cycle. The 68000 always enters its single-step mode at the start of a new cycle before AS* is asserted.


In the single-step mode, DTACK* pulses are generated manually by depressing the "step" switch. The output of this switch is debounced by flip-flop Flb. A second flip-flop,

Figure 11.22
Timing diagrams
for DTACK* and
BERR* control



G3b, generates a single, active-low pulse, SS_DTACK*, each time the step button is pushed. SS_DTACK* is gated in G4c to produce the DTACK* input needed to terminate the current bus cycle. Figure 11.22(d) gives the timing diagram of the SS_DTACK* generator.

Figure 11.22
Timing diagrams
for DTACK* and
BERR* control
(Continued)



There are two simple ways of testing the DTACK* control circuits. One is in the free-run mode and is done by connecting, say, SEL0* to AS*, so that a delayed DTACK* is produced for each bus cycle. The single-step circuit can also be tested in this mode. Another procedure is to construct a special test rig for the circuit, which simulates the behavior of the 68000 by providing AS*, CLK, and SEL0* signals.

Buffering and Bus Control on the CPU Module

The interface between the CPU module and other modules is via its backplane bus. This bus can be divided into three components: the address bus, the control bus, and the data bus. Figure 11.23 gives the circuit of the address and control signal paths and Figure 11.24 gives the circuit of the data bus buffers and their control.

Three 74LS244 octal tristate bus drivers buffer the address from the 68000 onto the system bus (Figure 11.23). The address buffers are all enabled by the complement of the BGACK* input to the 68000. BGACK* is pulled up to V_{cc} by a resistor and the address bus buffers are normally enabled (even when the 68000 is addressing local memory). Whenever a module on another card wishes to use the system bus, it asserts BR*, waits

Figure 11.23
Address and
control
buffers on the
CPU module






Figure 11.24 Data buffers and their control on the CPU module

Figure 11.25 ACIAs on the CPU module



for BG* to be asserted, and then asserts BGACK*. This situation causes the address bus buffers on the CPU module to float, leaving the bus free for the new bus master.

The asynchronous bus control signals from the 68000 (AS*, UDS*, LDS*, and R/W*) are buffered in exactly the same way as the address by one half of an octal bus transceiver. Three control signals, CLK, VMA*, and E, from the CPU are buffered by permanently enabled bus drivers, as we do not anticipate that another CPU will implement synchronous bus cycles from the system bus.

The remaining bus control signals have been dealt with elsewhere and are included in Figure 11.23 for the sake of completeness. All inputs to the 68000 have pull-up resistors.

The data bus buffers of Figure 11.24 are implemented by two 74LS245 octal bus transceivers. Both transceivers have their data direction controlled by R/W* from the CPU and are enabled only when the 68000 executes a valid bus cycle to nonlocal memory. If local memory is accessed, one of SEL0* to SEL4* goes active-low and the logical one at the output of the eight-input NAND gate, F3, disables the data bus transceivers.

If the 68000 gives up the bus in response to the assertion of BR*, execution of the bus cycles is stopped and AS* is not asserted until the 68000 is once more in control. By making the BGACK* input to the 68000 a necessary condition to enable the data bus transceivers, the transceivers are automatically turned off whenever the on-board CPU has relinquished the bus.

I/O Ports on the CPU Module

The only I/O ports implemented on the TS2 CPU module are the two 6850 ACIAs illustrated in Figure 11.25. This circuit is almost identical to that found in the ECB module described in Chapter 9. One port is dedicated to the terminal (IC C1 at address \$01 0040) and the other (IC C2 at address \$01 0041) is dedicated to the host computer interface. Whenever RTS* from C1 is made electrically high, the terminal interface is connected directly to the host port.

11.3

DESIGN EXAMPLE USING THE 68030


To conclude our discussion of the design of 68000 systems, we will look at a simple, but powerful, 68030-based single-board microcomputer. This design is taken from Motorola's Application Note ANE426 written by David McCartney and Tommy Kelly. The microcomputer uses a 68030 with an 8-bit EPROM port, a 32-bit static RAM port, a 68681 DUART, and a 68230 PI/T configured as a Centronics printer port. This circuit has been included to demonstrate that the design of a 68030 (or 68020) system is similar to its 68000 counterpart.

The read/write memory is implemented by eight MCM6164 8K × 8-bit high-speed static RAMs. These are interfaced to a 32-bit data port to make best use of the 68030's high-speed data path. The read-only memory is supplied by two 27512 512-Kbit (i.e., 64K by 8-bit) EPROMs, although only one EPROM is strictly necessary. By exploiting the dynamic bus sizing capabilities of the 68030, the system firmware can be loaded into a single EPROM, and the design of the system can be greatly simplified.

The 68030 systems designer is probably more concerned about the CPU-memory interface than any other aspect of the microcomputer. It is this interface that determines the overall performance of the system, because it dictates how fast the 68030 can run. The design we are going to discuss here has been optimized to allow for zero-wait-state operation using the 68030's special synchronous access mode.

The desire to implement no-wait-state operation strongly influences the design of the address decoder, since the address decoder must supply the handshake signal (called STERM*) needed to terminate the memory access very early in the bus cycle. Figure 11.26 illustrates the essential details of a 68030 synchronous read cycle (signals not of immediate interest are excluded). If the 68030 is to operate in its four- (yes, four) clock-state synchronous mode without the introduction of wait states, the synchronous termination handshake, STERM*, must be returned to the processor before the start of clock state S2.

Figure 11.26
68030
synchronous
read cycle



		Parameters (ns)	
		20 MHz	40 MHz
t_{cyc}	Clock cycle time	50	25
t_{CHAV}	Clock high to address valid	0 – 25	0 – 14
t_{SLCH}	STERM* low to clock high (setup time)	4	2
t_{CHSH}	Clock high to STERM* high (hold time)	12	6
t_{DS}	Data setup time	4	1
t_{DH}	Data hold time	12	6
$t_{decode} = \text{time available to generate STERM}^* = t_{cyc} - t_{CHAV} - t_{SLCH}$			

The 68030's interface to the slower EPROMs and I/O devices also includes buffer delays and, therefore, does not operate with zero wait states; that is, no attempt is made to optimize the speed of non-RAM accesses. This approach to microcomputer design is entirely reasonable. If code within EPROM is to be accessed frequently, it is better to copy code from EPROM to static RAM and run it in the RAM. Copying firmware into RAM is called *shadowing*.

Address Decoder

The address decoder must not only select the RAM, EPROM, and I/O devices, it must perform its task fast enough to permit the 68030 to execute synchronous memory accesses. In general, the speed of address decoders in 68000-based systems (especially at 8 MHz) is not critical. The same thing cannot be said for 68020-, 68030-, or 68040-based systems. If we examine the timing parameters of the 68030 synchronous read cycle shown in Figure 11.26, the following constraints are evident:

1. Address lines A_{00} – A_{31} , function code lines $FC0$ – $FC2$, and $SIZ0$, $SIZ1$ become valid at time t_{CHAV} after the rising edge of bus state zero.
2. The synchronous handshake input to the 68030, $STERM^*$, requires a setup time t_{SLCH} before the rising edge of $S2$ to ensure zero-wait-state operation.

Therefore, the time between the address valid (i.e., maximum value of the parameter t_{CHAV} from the rising edge of $S0$) and the falling edge of $STERM^*$ (i.e., maximum value of the parameter t_{SLCH} before the rising edge of $S2$) is the time available to perform address decoding and to generate the $STERM^*$ handshake signal. Generating $STERM^*$ is not a mysterious process, since $STERM^*$ is produced just like $DTACK^*$ in a 68000 system. The problem faced by the 68030 systems designer is simply that $STERM^*$ has to be asserted very early in a bus cycle. A 68030 operating at 20 MHz has a cycle time of 50 ns, yielding an address decode and handshake generation time of

$$50 - t_{CHAV} - t_{SLCH} = 50 - 25 - 4 = 21 \text{ ns}$$


In this application, address decoding is carried out by three 74F521s (i.e., octal comparators) and two 74F138s (i.e., IC14, IC15, IC16, IC12, and IC13), as illustrated by Figure 11.27. This figure is taken from Application Note ANE426 and has been redrawn to clarify the operation of the circuit. Note that the original ANE426 circuit from Motorola, Figure 11.30, employs conventional positive logic symbols for gates, whereas Figure 11.27 uses negative logic symbols.

Address lines A_{31} – A_{24} are decoded to produce the signal $BOARD_SEL^*$ that allocates the top 16 Mbytes of the 68030's address space (i.e., \$0000 0000–\$00FF FFFF) to this application board. Therefore, this board can be interfaced to other boards to add extra memory and peripherals in the address space above the top 16 Mbytes.

IC15 and IC16 produce two active-low select signals based on the state of address lines A_{23} – A_{19} . These are $I/O.ROM_SEL^*$ for the top 512 Kbytes of the memory map (\$0000 0000–\$0007 FFFF) and RAM_SEL^* for the next 512 Kbytes (\$0008 0000–\$000F FFFF). These two select signals are combined with $BOARD_SEL^*$ and further decoded by IC12 and IC13. The $BOARD_SEL^*$, RAM_SEL^* , and $I/O.ROM_SEL^*$ signals are generated in parallel. Note that *two-level* address decoding is performed by IC14/IC15/IC16 in series with IC13/IC12. Three-level (or greater) address decoding would introduce an unacceptable delay.

ICs 12 and 13 provide individual block-select signals for $4 \times 128\text{K}$ RAM banks, two separate 128-Kbyte ROM selects, and two separate 128-Kbyte I/O selects used for the 68681 and 68230 peripherals. The memory map for the board is shown in Figure 11.28.

The 68030's synchronous termination signal, $STERM^*$, is generated by ANDing (ORing in positive logic terms) $BOARD_SEL^*$ and RAM_SEL^* in IC8c. Jumper J6 allows the output of this gate to be fed directly to the 68030 processor or via an OR gate

Figure 11.27 Circuit of the address decoder


to allow a system STERM* signal to be injected from some other off-board source via IC7b.

The decode and handshake generation logic meets the timing constraints just discussed, since, for zero-wait states, the signal path consists of two 74F521s in parallel (i.e., ICs 14 and 15) followed by a 74F32 (i.e., IC 8c). These devices introduce a maximum delay of $11 \text{ ns} + 6.3 \text{ ns} = 17.3 \text{ ns}$, which is within the 21-ns constraint.

Firmware EPROM

The firmware is located in one or two 27512 EPROMs. As we stated earlier, only one device is strictly necessary to hold reset vectors and a bootstrap loader. The two EPROMs, IC25 and IC26, are both connected to bits D₃₁-D₂₄ of the processor's data bus and therefore form an 8-bit-wide data port. This 8-bit port permits the processor to be bootstrapped


Figure 11.28
Memory map for
the 68030-
based SBC



from a single EPROM, since the dynamic bus sizing capability of the 68030 will automatically handle all sizes of access to the program ROM.

Figure 11.29 describes the EPROM selection logic. The two EPROM chip-select signals, ROM1CS* and ROM2CS*, from the address decoder section are used to select the appropriate device. Since the interface port is 8 bits wide, the required handshake to the 68030 processor is DSACK0* = 0 and DSACK1* = 1. Most code will be run from RAM on the board; therefore, the ROM access time is not critical. Remember that the bootstrap program in the EPROM will copy itself to RAM and execute the monitor from there. Consequently, no attempt has been made to minimize the number of wait states for each ROM access.

Figure 11.29
EPROM
selection logic



The two EPROM chip-selects, ROM1CS* and ROM2CS*, are ORed by IC7c, and then this combined signal is ANDed with a delay signal to produce the required DSACK0* handshake input to the 68030 (Figure 11.29). The delay signal comes from a wait-state generator implemented by IC4 and provides a delay of two cycles of a 2.5-MHz clock. This clock is one-eighth of the processor clock. A two-cycle delay guarantees enough access time to the EPROMs, even if the clock frequency of the processor is increased beyond the design speed of 20 MHz.

The wait-state generator implemented by IC4 is also used to implement a bus error timeout for faulty memory accesses (indicated by dotted lines in Figure 11.29). If AS* is not negated to reset IC4 during a bus cycle, output Q3 from the counter will eventually rise to V_{cc} and BERR* will be asserted. If the processor does not receive either a STERM* or the DSACKx* handshake within four clock cycles of the slowest clock available on the board, then IC4 will generate a BERR* signal to the 68030 and force exception processing.

Read/Write Memory

As we have said, the address decode logic produces four separate RAM chip-select signals, each covering a 128-Kbyte address range. Due to the capacitive loading of the RAM chips, only two banks have been incorporated on the board.

The RAM is organized as a 32-bit-wide port and uses the new synchronous interface on the 68030, which yields a two-clock-cycle read and write bus cycle. The decode time and access time of these RAMs are part of the critical timing path. To improve the access time, the MCM6164 RAM chips have separate chip enable and output enable inputs. The chip enable inputs are tied to a logic zero to enable them permanently and the output enables are connected to the chip-select signals generated by the address decode logic.

On a read operation, all four chips of one bank are always enabled (i.e., ICs 17–20 or ICs 21–24; see Figure 11.30). Enabling all four chips drives the full 32 bits of the data bus, irrespective of the size of the operation being carried out by the 68030. The processor will then latch the appropriate sections of the data bus, depending on the size of the access. A processor write operation is more complex, since only the relevant sections of the data bus contain valid data.

The 16L8 PAL IC38 uses the A_{00} , A_{01} , SIZ0, and SIZ1 lines from the 68030 to generate four separate byte-select signals, UUD*, UMD*, LMD*, and LLD*. These signals are gated with the RAM1 write-select, the RAM2 write-select, and the address strobe in IC39, IC40, IC41, and IC42 to produce the individual RAM chip write enable signals. The equations used to code the PAL of IC38 are those given in the “Applications” section of the 68030 User’s Manual and are as follows:

$UUD^* = A_{00}^* \cdot A_{01}^*$	Upper byte, directly addressed, any size
$UMD^* = A_{00} \cdot A_{01}^*$	Upper middle, directly addressed, any size
$+ A_{01}^* \cdot SIZ0^*$	Word aligned, size = 1 or 3 bytes
$+ A_{01}^* \cdot SIZ1$	Word aligned, size = word or longword
$LMD^* = A_{00}^* \cdot A_{01}$	Lower middle, directly addressed, any size
$+ A_{01}^* \cdot SIZ0^* \cdot SIZ1^*$	Word aligned, size = longword
$+ A_{01}^* \cdot SIZ0 \cdot SIZ1$	Word aligned, size = 3 bytes
$+ A_{01}^* \cdot A_{00} \cdot SIZ0^*$	Word aligned, size = word or longword

Figure 11.30 Circuit diagram of a 68030-based SBC




Figure 11.30 Circuit diagram of a 68030-based SBC (*Continued*)

$LLD^* = A_{00} \cdot A_{01}$	Lower byte, directly addressed, any size
$+ A_{00} \cdot SIZ0 \cdot SIZ1$	Odd aligned, size = 3 bytes
$+ SIZ0^* \cdot SIZ1^*$	Any address, size = longword
$+ A_{01} \cdot SIZ1$	Word aligned, size = word or 3 bytes

As no data bus buffering is used between the RAM chips and the processor, no extra delay is introduced into the system. The address decode section generates additional RAM selects for banks 3 and 4. These signals can be employed to select additional RAM. However, if you add extra RAM to the board, you will require buffered address and data buses.

Serial and Parallel Communications

Figure 11.30 gives the full circuit diagram of the 68030-based SBC and shows the arrangement of the I/O ports. The 68681 DUART, IC28, provides two independent serial communications ports, which are normally connected to local terminals or used to provide links to host computers. The driver chips, IC36 and IC37, provide the TTL-to-RS232 voltage-level conversions between the DUART and the serial ports. These ports are brought out to standard DB25 way connectors J4 and J5.

A Centronics-type parallel printer port has been implemented using a 68230 PI/T IC27. The output of this device is buffered by a 74LS244 octal driver IC29 and brought out to a standard 50-way connector J3.

System Control and Interface

The time-critical paths to the RAM are unbuffered to allow full zero-wait-state operation. Two 74F244 devices, IC30 and IC31, buffer address lines A_{00} – A_{15} . These buffered address lines are then connected to the EPROMs and I/O devices in the system and could also be used for additional RAM banks. The basic system contains no data bus buffers due to the need for high-performance zero-wait-state operation. Four 74F245 bidirectional buffers could be added to the data bus if extra RAM is required.

The remaining functional circuits in Figure 11.30 are all virtually identical to their 68000 counterparts. The power-on-reset circuit provided by IC32 and IC34a is exactly like a 68000 reset generator, except that $HALT^*$ need not be asserted concurrently with $RESET^*$. A manual reset is provided by retriggering the 555 timer.

The interrupt control circuits use IC5 to encode $IRQ1^*$ – $IRQ7^*$, IC10a, IC6, and IC11a to provide the corresponding $IACK^*$ s. The function of IC11a is to detect a 68030 $IACK$ access to CPU space (it is not necessary to decode A_{16} to A_{19} in a 68000 system as the 68000 supports only one type of CPU space—IACK space). Note that IC33a/b provides a manual level 7 interrupt request (i.e., abort). When $IRQ7^*$ is asserted and $IACK7^*$ is asserted by the 68030 in response, AND gate IC8d (negative logic) generates an $AVEC^*$ input to the 68030 to trigger an autovector interrupt.

As this example demonstrates, the design of a basic 68030 system is essentially the same as that of a 68000 system. The only critical difference is in the CPU-RAM path, which must be optimized if the 68030 is to run at anything like its full speed.

11.4

MONITORS

When microprocessors first began to appear in the mid-1970s, their initial markets were relatively small because few engineers, designers, or even academics had any practical experience with programmable digital systems. Semiconductor manufacturers were

quick to realize that the key to microprocessor sales was education. Accordingly, they produced a number of single-board microcomputers that could be connected to a VDT or teletype. These microcomputers also provided the user with an introduction to programming and to the control of external systems, because all boards had some form of parallel I/O port.

A whole generation of engineers learned to program—often in machine code, as some engineers did not even have access to an assembler. Early SBCs had tiny memories. My first microcomputer had less than 1024 bytes of read/write memory. In order to get such a primitive system to do anything useful, the single-board computers were supplied with a program in read-only memory, called a monitor. The monitor was the microcomputer's "operating system." The words are in quotes because the operating system of the SBC was often so primitive that few computer scientists would recognize it as such. A monitor provided the user with at least three basic functions:

1. The ability to input data or instructions (normally in machine code form) into the computer's memory
2. The ability to execute a program starting at a given address
3. The ability to read the contents of a memory location and to display them on the terminal

The preceding facilities did at least enable many engineers to come to terms with the microprocessor. As time passed, the monitor grew more sophisticated and many functions were added. However, the monitor did not grow and grow without limit. Once the cost of read/write memory had declined to a small fraction of its original price and the floppy disk system became affordable, the monitor was not often needed and was replaced by the *bootstrap loader*. Following a reset, the bootstrap loader in ROM reads the operating system off a disk, places it in RAM, and runs it. Now, instead of the primitive monitor, the engineer has access to a full operating system with assemblers, compilers, editors, debuggers, and system utilities.

Today, the monitor has not disappeared entirely. It is not found in expensive, industrial microprocessor development systems. Nor is it found in low-cost, high-volume personal computers, where the scale of production permits a more comprehensive operating system and its associated secondary storage. The monitor is, however, found in some educational systems, where the cost of a disk-based operating system is prohibitive and the volume of production does not warrant a tailor-made operating system in ROM. One such monitor is called TUTOR and occupies 16 Kbytes of ROM in Motorola's ECB. We will examine some of TUTOR's facilities later.

There have been several noticeable trends in the facilities offered by modern monitors. The greatest change reflects the environment in which they are now used. Originally, the single board development system was the only computer in the laboratory or classroom. Now it is often surrounded by many relatively sophisticated systems. Therefore, monitors are frequently designed to allow software to be developed on a larger machine (the host computer) and then transferred (or downline-loaded) into the single board computer (the target machine).

Such monitors place more emphasis on the debugging of programs than on their creation. If the initial editing and assembly is done on the host computer, only the machine code (i.e., object code) needs to be transferred to the SBC. Then the programmer can set up initial conditions and run the code in the environment for which it was intended.

The TS2 microcomputer described earlier in this chapter needs a monitor to permit it to be tested and to allow programs to be entered and executed. Development of a monitor similar to TUTOR would be unrealistic here as that would represent a major design effort and consume a book of its own. A more tractable approach is to design a monitor capable of performing the three basic functions listed earlier in this section. Such a monitor is able to transfer programs and data between itself and an external host. The monitor to be presented also gives the reader an introduction to 68000 assembly language programming and a collection of useful subroutines dealing with input/output transactions. Before designing this monitor, we look at the structure of a monitor and at some of the facilities it offers.

Structure of a Monitor

A monitor is a program, resident in ROM, whose minimal function is to enter a program into the microprocessor's RAM and then transfer control to that program. In order to do this, the monitor must provide procedures to control the microcomputer's input/output port, which is connected to a display device (the console or terminal). Most monitors communicate with a VDT by means of an asynchronous serial interface.

When we consider the design of a practical monitor, three points must be appreciated:

1. The monitor must be in read-only memory and located in the CPU's memory space where it is activated following a reset.
2. The monitor must control at least the terminal I/O interface. Therefore, the type of I/O port and its physical location within the processor's memory space is fixed.
3. A monitor should provide some facility for dealing with interrupts and exceptions. The structure of a monitor can be described in terms of PDL.

```
Module_Monitor
  Initialize_system_constants
  Set_up_console_I/O_port
  Set_up_interrupt_vector_table
  Display_heading_on_VDT
  REPEAT
    Clear_input_buffer
    Get Command
    CASE Command OF
      Memory: Display/modify_memory_contents
      Breakpoint: Set/clear_breakpoint
      GO: GO_and_execute instructions
      LOAD: Load formatted data into memory
      DUMP: Output formatted data from memory
      TM: Enter transparent mode
    END CASE
  UNTIL system reset
END module
```

Although many possible commands may be included in a monitor, a few of the most important commands and their effects can be identified. Some of these commands are now detailed. As the TUTOR monitor on the MEX68KECB is so widely available and is also based on debugging facilities offered by Motorola's EXORMACS MDS, the following commands are related to TUTOR where necessary.

Memory Display/Modify The display/modify command allows the contents of a selected memory location to be examined and, if necessary, modified. Although found on all monitors, the memory display/modify function exhibits a wide spread of facilities from system to system. A primitive monitor permits the examination of a byte at a specified address and its replacement by a new value, if desired. More sophisticated monitors allow byte, word, or longword operations and may even permit data to be displayed or entered in mnemonic form; that is, the contents of the specified location are disassembled.

TUTOR has two separate memory display/modify functions: **MD** (memory display), which displays the contents of one or more memory locations, and **MM** (memory modify), which displays the contents of a memory location and permits new data to be entered. Both commands allow data display and data entry to be in mnemonic form.

Memory Block Move The block move command allows a block of memory to be moved (i.e., copied) from one part of the memory space to another. It is frequently used in conjunction with EPROM programmers, where the data to be written into the EPROM is copied from its source destination to the EPROM buffer, or vice versa.

Memory Block Fill The block fill command presets the contents of a region of memory space to a given value, which is frequently done to initialize data storage areas before running a program. Clearly, if the data is initialized to, say, \$00, before executing a program, any change from \$00 (after the execution of the program) can be detected by means of the memory display functions.

Memory Search Sometimes we need the location of a particular data item in a region of memory space. The memory search command allows the user to seek the first occurrence of a given byte (word, longword) or a given string within a region of memory.

Load a Block of Data into Memory The load command transfers a block of data from a terminal, secondary storage device, or host processor into the read/write memory space of the computer. The data to be loaded must be formatted in the exact way expected by the monitor; that is, the data is in the form of records with a header, byte count, data field, and error-detecting code.

TUTOR's load function has the form `LO[<port number>][;options][=text]`. The port number defines the source of the data to be loaded; the options (specified by the contents of the square brackets) permit checksums to be ignored or the data to be echoed back to the console terminal. The "`= text`" field causes the message "text" to be transmitted to the specified port before the data is loaded; for example, the command `LO2; X=LIST MYPROG.BIN` causes the string `LIST MYPROG.BIN` to be transmitted to the host computer via port 2 and the resulting data from the host to be displayed on the console terminal as well as stored in memory.

The data loaded by the LO function of TUTOR must conform to the S-record format that is widely used to record binary data. S-record data represents binary data in packets with five fields, as shown in Figure 11.31. All binary data is represented in ASCII-encoded hexadecimal form. This representation is, of course, very inefficient, and originates from the time when many data-storage devices (e.g., papertape) did not support pure binary, 8-bit characters.

processor, forces some specific action to take place. Normally, a breakpoint is a software exception operation code that is inserted in a program in place of a normal instruction. TUTOR uses the illegal op-code \$4AFB to force an exception whenever it is encountered. Once the resulting exception has been raised, the contents of the processor's registers can be displayed on the console device. Execution is continued by replacing the illegal op-code with the saved instruction originally at that address. Some systems permit the use of one breakpoint, whereas others allow multiple simultaneous breakpoints. All monitors supporting a breakpoint also provide a command to clear existing breakpoints.

Execute a Program Once a program has been entered and, if necessary, modified, it can be executed, which is done by loading the program counter with the address of the first instruction to be executed. Sometimes, this address is called the program's transfer address (TA). Simple monitors provide a single EXECUTE or GO function. TUTOR has three variations on this command: **GD**, **GO**, and **GT**. Before continuing, note that the term *PC* in what follows does not mean the 68000's program counter. PC is a "synthetic register" and contains the next address in the *user program* that is to be executed when this program is run.

GD The **GD** (GO direct) command has the form **GD** <address> and causes a program to be executed, starting at the specified address. If an address is not provided, execution begins at the point specified by the current contents of the PC.

GO The **GO** command has the form **GO** <address> and is similar to **GD**, thereby causing a program to be executed from the specified address. However, the **GO** command starts by tracing one instruction, setting any breakpoints, and then continuing.

GT The **GT** (GO until breakpoint) command has the form **GT** <breakpoint>, thereby causing the processor to continue executing from the address currently in the PC until it encounters the temporary breakpoint address specified by the **GT** command.

Set Trace Mode When a program runs in the trace mode, an exception is raised after each instruction has been executed and the contents of the CPU's internal registers dumped on the console display. This action permits a program to be monitored line by line. TUTOR supports a trace command with the format **TR** [<count>]. The optional parameter, count, determines the number of instructions that are to be executed before the registers are dumped.

Transparent Mode The so-called transparent mode permits the console device to communicate directly with the host computer, thereby bypassing the target machine entirely. TUTOR supports this command with the syntax **TM** [<exit character>], where <exit character> specifies the character to be used to force a return to the TUTOR command level.

This command is used when the target computer is connected to both a console (on one port) and a host computer (on another port). By entering the transparent mode, the programmer is able to edit and assemble a program on the host machine. Then the exit character is entered (the default is control A) and a return to TUTOR control made. The **DS** (dump) function of TUTOR can then be employed to transfer the object program

from the host to the target computer. Without the transparent mode, we would need to physically switch the console device from the target to the host processor and back.

Monitor Input/ Output

Most monitors communicate with the outside world through a serial data link. How this communication is actually achieved varies widely from monitor to monitor. Such diversity is necessary if the functions provided by the monitor are to be made as versatile as possible. Here we consider four variations on the theme of input/output: I/O procedure, parameter-driven procedures, input/output and the device control block, and channel I/O.

I/O Procedure Some of the earliest and most primitive monitors simply provided a subroutine (procedure) that either transmitted a character to the console (output) or received a character from the console (input). What more could one ask of an input/output routine? The answer is, “A lot.” Predefined I/O routines are reasonable only when the nature of the I/O, its associated data path, and far-end (i.e., remote) terminal are all known in advance and never change.

Such an approach is very inflexible; for example, if the predefined I/O routine works with 7-bit ASCII characters, it can never be used to read 8-bit characters. Moreover, simple I/O routines do not have sophisticated built-in error-recovery procedures. What happens if the input data is faulty? What happens if the I/O is to be directed to a different port? In some of the early systems, the secondary storage device needed to be connected to the SBC by unplugging the console terminal and then plugging in the storage unit.

Parameter-Driven Procedures The parameter-driven procedure still performs I/O transactions via predefined subroutines, but it permits the operational characteristics to be modified by changing parameters stored in read/write memory. During the running of the monitor’s initialization routine, these parameters are set up to reflect the expected characteristics of the console terminal. A user can later alter them to modify the I/O characteristics of the SBC and to redirect I/O to an auxiliary port if necessary.

Consider an example of parameter-driven input expressed in PDL. The console input device is an ACIA whose address is stored in a variable called `Console_ACIA`. Another pointer, `Secondary_ACIA`, holds the address of an alternative ACIA through which I/O can be directed. A flag bit, `User_ACIA`, is clear when I/O is performed by the console ACIA and is set when it is performed by the secondary ACIA. By setting or clearing `User_ACIA`, we are able to switch I/O between ACIAs under software control.

Four other single-bit flags control the operation of the procedure. If `Input_direction` is set, the normal ACIA driver routine is not used, and a jump is made to the subroutine, whose address is in the variable `User_routine`. This procedure permits the redirection of input to any device driver.

A parity strip flag is tested and, if clear, the input is to be regarded as 7-bit character-encoded data and the eighth (parity) bit stripped. Another flag (`Case_conversion`) determines whether lowercase characters should be converted to their uppercase equivalents. If `Case_conversion` is clear, upper- to lowercase conversion is carried out; for example, a lowercase “f” (110 0110) is converted into its uppercase equivalent “F” (100 0110) if `Case_conversion` is clear. Finally, the `Echo_mode` flag determines whether the input character is to be echoed on the console output device. If `Echo_mode` is clear, any input is echoed on the display device. All pointers and parameters are set up during the initialization phase of the monitor. Note that the default state of all single-bit flags is zero.

Module Input

```

DEFINE POINTER: Console_ACIA {Points to console ACIA}
DEFINE POINTER: Secondary_ACIA {Points to alternate ACIA}
DEFINE POINTER: User_routine {Points to address of
                             alternate I/O routine}
DEFINE BYTE: Input_flag {Composite byte of 5 control bits of
                         user-supplied input}
DEFINE BIT: Input_direction {If clear get data from console
                             else from user routine}
DEFINE BIT: User_ACIA {If set use Secondary_ACIA}
DEFINE BIT: Parity_strip {If clear strip parity from input}
DEFINE BIT: Case_conversion {If clear convert lower-case to
                             upper-case}
DEFINE BIT: Echo_mode {If clear echo input character on console}

IF Input_direction = 0 THEN InConsole ELSE InUser END_IF
IF Parity_strip = 0 THEN Strip_parity_bit END_IF
IF Case_conversion = 0 THEN Convert_LC_to_UC END_IF
IF Echo_mode = 0 THEN Output END_IF

```

END Input

InConsole

	MOVE.B	Input_flag,D1	Get input flag byte
	BTST	#User_ACIA,D1	Input from console?
	BEQ.S	InC1	If clear then console
	MOVEA.L	Secondary_ACIA,A0	Load address of secondary
	BRA.S	InC2	Skip load console ACIA
InC1	MOVEA.L	Console_ACIA,A0	Load console ACIA address
InC2	BTST	#0,(A0)	Test ACIA status
	BNE	InC2	Loop until ACIA ready
	MOVE.B	2(A0),D0	Read input
	RTS		

END InConsole

InUser


	MOVEA.L	User_routine,A0	Call user-supplied input
	JMP	(A0)	

End InUser

Parameter-driven I/O is a great step forward over I/O provided by the rigid, embedded I/O procedures described previously. Unfortunately, this is a rather ad hoc approach to I/O and does not lend itself to generality; that is, the operating modes still have to be built into the monitor's software. If a radically different mode of operation were necessary, parameter-driven I/O would probably not prove sufficiently flexible. A better technique involves the more general concept of the device control block (DCB).

Input/Output and the Device Control Block As its name suggests, a device control block (DCB) is a collection of parameters that completely defines the characteristics of an input/output transaction; that is, all the I/O procedure needs to know is the address of the appropriate DCB. All device-dependent information is stored in the DCB. Figure 11.32 illustrates a possible DCB for a console input device. The DCB is a data structure that, in the example of Figure 11.32, has five fields.

Figure 11.32
Device control
block (DCB)



The *header* supplies the name of the DCB. The header may be a logical device number or an ASCII string. The *device driver address* is a pointer to the subroutine that actually performs the input or output transaction. The *device address* provides the device driver with the location of the physical I/O device. The device *error code* is a status word returned by the device driver and reflects, for example, `device_not_ready` or parity errors. Finally, the DCB includes a *parameter block* that contains other information associated with the actual type of I/O being performed.

I/O by means of the DCB allows a greater degree of device independency; that is, the programmer can write programs that need to know nothing about the nature of the actual I/O devices. During the monitor's initialization phase, the console DCBs are set up in RAM using a table of default parameters held in ROM or on disk. The user can later redirect I/O by writing to the appropriate DCB, or a pointer can be set up to a new DCB.

The data structure forming the DCB is employed by a generalized I/O procedure. The programmer requests an input or an output transaction and passes the address of the DCB to the procedure; for example, in 68000 terminology, I/O may be performed by the following four steps:

1. Load D0 with the code of the operation to be performed (e.g., input, output, or `get_device_status`).
2. Load D1 with any parameter needed to perform the desired operation.
3. Load A0 with the address of the DCB.
4. Call the generalized I/O handler (e.g., `BSR IO_REQUEST`).

Consider the following example of the use of a device control block in inputting data. To keep matters simple, the `IO_REQUEST` automatically inputs a byte. A real system would require the passing of a parameter to determine the nature of the operation to be performed. The example is in four parts: a call to the input handler (`IO_REQUEST`), the device control block appropriate to the input, the `IO_REQUEST` routine, and the device handler (`IN_CON`) used to obtain a character from the console ACIA.

CON_ACIA	EQU	\$010040	Physical address of console ACIA
	.		
	.		
	.		
*	Perform I/O here		
	LEA	CON_DCB,A0	A0 points at the DCB to be used
	BSR	IO_REOUEST	Perform the input
	.		Continue
	.		.
	.		.
*	Device control block for the console ACIA		
CON_DCB	DC.B	'CON_ACIA'	8-byte header
	DC.L	CON_DRIVER	Address of console driver
	DC.L	CON_ACIA	Address of console ACIA
	DC.B	ERROR1	Error status 1 (logical error)
	DC.B	ERROR2	Error status 2 (physical error)
	DC.W	PARAM	Parameters needed by driver
	.		
	.		
	.		
*	Entry point for standard I/O request		
IO_REOUEST	MOVEA.L	8(A0),A0	Get address of input handler from DCB
	JMP	(A0)	Call input handler
	.		
	.		
	.		
*	Actual device driver routine for the console ACIA		
CON_DRIVER	MOVE.L	A1,-(SP)	Save A1 on stack
	MOVE.L	12(A0),A1	Get address of ACIA from DCB
	CLR.B	16(A0)	Clear ERROR1 status
LOOP	MOVE.B	(A1),D0	Get ACIA status
	BTST	#0,D0	Test RDRF bit of status
	BEQ	LOOP	If RDRF clear then repeat
	MOVE.B	D0,17(A0)	Store device status in ERROR2 of DCB
	ANDI.B	#\$70,D0	Mask to error bits of device status
	BEQ.S	READ_DATA	If remaining bits clear, get data
	MOVE.B	#1,16(A0)	Else set logical error flag in DCB
READ_DATA	MOVE.B	2(A1),D0	Get input data from ACIA
	MOVEA.L	(SP)+,A1	Restore A1
	RTS		

In this example, two error status bytes are associated with the DCB. ERROR1 is a logical error message and may be assigned codes to indicate no_error, device_not_ready, etc. ERROR2 is a physical error message and is the status returned by the actual I/O device. The meaning of the bits in ERROR2 varies from DCB to DCB, whereas the bits of ERROR1 indicate one of a number of preassigned device-independent messages. For the sake of simplicity, ERROR2 is clear if there is no error and is set to \$01 otherwise.


Note that no processing is performed on the input (e.g., parity stripping, lower- to uppercase conversion). This processing could be done by using the PARAM field of the DCB to determine the type of processing to be applied to the input.

It should now be clear that the application-level programmer does not have to know about the details of the actual I/O routines and their associated hardware. Furthermore, simply by altering the DCB address, the I/O can easily be redirected to some other channel.

Channel I/O For the purpose of this discussion, channel I/O is considered as an application-level form of I/O using device control blocks. Channel I/O is built on the DCB mechanism and offers the programmer an even greater degree of freedom than that provided by the DCB alone.

Each I/O device is given a logical name, such as CON, PRNTR, MODEM, DISK, etc. This name is used by the programmer to form the header of the appropriate DCB. Channel I/O does not require the programmer to know the address of the DCB. When I/O is executed, the DCBs are searched until the DCB whose name matches that supplied by the programmer is found. To do this, each DCB contains a pointer to the next DCB in the chain. Figure 11.33 illustrates such a linked list.

Figure 11.33
Linked list of
DCBs used by
I/O channels



As an example, in one possible arrangement the programmer simply creates an ASCII string in memory or provides a pointer to it and then calls a trap. The trap-handling routine searches each DCB for a header that matches the one provided. When the appropriate DCB has been located, the information in it is used to execute the appropriate I/O transaction. In order to avoid searching for a DCB each time a particular I/O transaction is executed, an alternative procedure is to “open” a channel. In this case, the DCB chain

is searched once for the location of the appropriate DCB and the address of this DCB is “attached” to the current channel. The monitor written for the TS2 uses this form of I/O.

Monitor for the TS2

Now that we have designed the hardware of a 68000 system, the next step is to provide it with a monitor. The monitor presented here is a very simple monitor and is intended to achieve only two objectives: it provides an extended example of a 68000 assembly language program and it allows the hardware described earlier to be tested and downline-loaded from a host processor.

In designing such a monitor, the author is faced with conflicting goals—the monitor should be as simple as possible, yet it should illustrate a number of interesting or important features. Consequently, the monitor to be described is somewhat lopsided and, although very primitive, includes facilities normally associated with more sophisticated monitors. The monitor described is called TS2MON.

Specification of TS2MON

1. TS2MON is an EPROM-based monitor for a 68000 system and supports three functions: memory modify/examine, load a program from a host processor using S-formatted data, and execute a program from some specified address.
2. TS2MON is a flexible monitor whose subroutines are capable of being used by other programs easily and efficiently. TS2MON is constructed so that additional commands may be added to its repertoire with little difficulty.
3. The command input is assembled into a buffer and then interpreted.
4. Input/output is handled by means of device control blocks. Following a reset, two DCBs are set up by TS2MON: a DCB for the console and a DCB for the host processor. Both I/O devices are ACIAs.
5. TS2MON implements a very basic form of breakpoint mechanism. A program may be executed to a breakpoint and then run from the breakpoint.

Design of TS2MON We are now going to discuss some of the features of TS2MON before presenting its listing. A detailed design is not given, as the listing is well endowed with comments. The basic structure of TS2MON is presented in PDL form.

```
Module: TS2MON
    Setup all pointers
    Setup ACIAs
    Setup exception table
    Setup DCB table
    Display heading
    REPEAT
        Get_command
        Execute_command
    END_REPEAT
End TS2MON
```

Following a reset, TS2MON sets up its operating environment, which involves creating device control blocks for the console ACIA and the auxiliary ACIA and loading the exception vector table with the addresses of all appropriate exception-handling routines.

Once the DCBs have been set up, the programmer is free to modify them in order to redirect I/O. Similarly, the exception vector table can be modified to provide alternative exception routines. Note that any exception not explicitly required by TS2MON is treated as an uninitialized interrupt.

In what follows, the names of subroutines are given in uppercase characters (usually in parentheses). The main part of the program is an infinite loop which assembles a line of text into a buffer (GETLINE), removes leading and multiple embedded spaces from the input (TIDY), and then matches the first string in the buffer with commands in the command table (EXECUTE). Before the built-in command table is searched, a user command table pointed at by a longword in UTAB is examined. This feature enables user-supplied commands to be added to TS2MON's instruction set.

The commands provided by TS2MON are self-explanatory (see the listing in Figure 11.34). Only two features are worthy of special mention: the DCB structure and exception-handling facilities.

During the initialization process, the monitor sets up the appropriate DCBs in RAM (SET_DCB). Input/output is performed by loading register A0 with a pointer to the name of the desired DCB and then calling IO_OPEN. This searches the linked list of DCBs for the one whose name matches that pointed at by A0. On returning from IO_OPEN A0 contains the address of the DCB itself.

Actual I/O is performed by calling IO_REQ, which reads the address of the device handler routine from the DCB pointed at by A0 and executes that routine. As all I/O carried out by TS2MON is in character form, two routines have been included to control the console device (still using DCBs). GETCHAR reads a character, strips the parity bit, converts lowercase to uppercase, and echoes the input to the console. Similarly PUTCHAR displays a character on the console.

Exceptions handled by TS2MON are: illegal instructions, bus error, address errors, and breakpoints. The breakpoint exception uses the **TRAP #14** vector.

Group 1 exceptions (bus and address errors) are handled by displaying the appropriate error message and then calling GROUP1, which reads the program counter from the stack and the instruction being executed at the time of the exception. As the PC on the stack is not the actual value of the PC at the time of the exception (due to the 68000's prefetch facility), a search is made in the area pointed at by the saved PC until the opcode corresponding to the saved instruction is located. The address of this instruction is taken as the "correct" value of the PC. The GROUP1 stack frame is then cleaned up to make it look like a group 2 exception, and the group 2 exception-handling routine is called.

GROUP2 handles all group 2 exceptions and group 1 exceptions after "preprocessing" by GROUP1. The action carried out by GROUP2 is to make a copy of all the 68000's registers and the program counter/status register in a data structure called TSK_T. Two commands operate on this data structure. EX_DIS displays the contents of these registers, and REG permits any register to be updated within the table; for example, the command **REG PC FF0A** has the effect of altering the program counter stored in the data structure to \$FF0A.

Up to eight breakpoints are set up by the command **BRGT <address>**. This command only stores the user-supplied address in the breakpoint table (BP_TAB). Similarly, **NOBR <address>** deletes the appropriate breakpoint from the table. A **NOBR** command without an address clears all breakpoints.

Figure 11.34 Listing of TS2MON

```

Source file: MONITOR.X68
Assembled on: 96-10-31 at: 23:16:53
by: X68K PC-2.2 Copyright (c) University of Teesside 1989,96
Defaults: ORG $0/FORMAT/OPT A,BRL,CEX,CL,FRL,MC,MD,NOMEX,NOPCO

1  *      TSBUG2 - 68000 monitor - version of 23 July 1986
2  *      Symbol equates
3  BS:    EQU    $08      ;Back space
4  CR:    EQU    $0D      ;Carriage_return
5  LF:    EQU    $0A      ;Line_feed
6  SPACE: EQU    $20      ;Space
7  WAIT:  EQU    'W'      ;Wait character (to suspend output)
8  ESC:   EQU    $1B      ;ASCII escape character (used by TM)
9  CTRL_A: EQU    $01      ;Control_A forces return to monitor
10 *
11 STACK: EQU    $00000800 ;Stack_pointer
12 ACIA_1: EQU    $00010040 ;Console ACIA control
13 ACIA_2: EQU    ACIA_1+1 ;Auxiliary ACIA control
14 X_BASE: EQU    $08      ;Start of exception vector table
15 TRAP_14: EQU    $4E4E    ;Code for TRAP #14
16 MAXCHR: EQU    64      ;Length of input line buffer
17 *
18 DATA: EQU    $00000C00 ;Data origin
19 LNEUFF: DS.B    MAXCHR  ;Input line buffer
20 BUFFEND: EQU    LNEUFF+MAXCHR-1 ;End of line buffer
21 BUFFPT: DS.L    1      ;Pointer to line buffer
22 PARAMTR: DS.L    1      ;Last parameter from line buffer
23 ECHO:    DS.B    1      ;When clear this enable input echo
24 U_CASE:  DS.B    1      ;Flag for upper case conversion
25 UTAB:    DS.L    1      ;Pointer to user command table
26 CN_IVEC: DS.L    1      ;Pointer to console input DCB
27 CN_OVEC: DS.L    1      ;Pointer to console output DCB
28 TSK_T:   DS.W    37      ;Frame for D0-D7, A0-A6, USP, SSP, SW, PC
29 BP_TAB:  DS.W    24      ;Breakpoint table
30 FIRST:   DS.B    512     ;DCB area
31 BUFFER:  DS.B    256     ;256 bytes for I/O buffer
32 *
33 *****
34 *
35 * This is the main program which assembles a command in the line
36 * buffer, removes leading/embedded spaces and interprets it by matching
37 * it with a command in the user table or the built-in table COMTAB
38 * All variables are specified with respect to A6

```

```

39 00008000      *
40 00008000      ORG      $00008000
41 00008000      DC.L     STACK
42 00008004      DC.L     RESET
43 00008008      EQU      *
44 00008008      LEA      DATA,A6
45 0000800C      CLR.L   UTAB(A6)
46 00008010      CLR.B   ECHO(A6)
47 00008014      CLR.B   U_CASE(A6)
48 00008018      BSR.S   SETACIA
49 0000801A      BSR     X_SET
50 0000801E      BSR     SET_DCB
51 00008022      LEA      BANNER(PC),A4
52 00008026      BSR.S   HEADNG
53 00008028      MOVE.L  #0000C000,A0
54 0000802E      MOVE.L  (A0),D0
55 00008030      CMP.L   #ROM2',D0
56 00008036      BNE.S   NO_EXT
57 00008038      JSR     8(A0)
58 0000803C      NOP
59 0000803E      NOP
60 00008040      WARM:   D7
61 00008042      BSR.S   NEWLINE
62 00008044      BSR.S   GETLINE
63 00008046      BSR     TIDY
64 0000804A      BSR     EXECUTE
65 0000804E      BRA     WARM
66
67 *****
68 *
69 *   Some initialization and basic routines
70 *
71 SETACIA:      EQU      *
72 00008050      LEA      ACIA_1,A0
73 00008056      MOVE.B   #03,(A0)
74 0000805A      MOVE.B   #03,1(A0)
75 00008060      MOVE.B   #15,(A0)
76 00008064      MOVE.B   #15,1(A0)
77 0000806A      RTS
78
79 *
80 NEWLINE:      EQU      *
81 0000806C      MOVEM.L  A4,-(A7)
82 00008070      LEA      CRLF(PC),A4
83 00008074      BSR.S   PSTRING
84 00008076      MOVEM.L  (A7)+,A4

```

```

;Monitor origin
;Reset stack pointer
;Reset vector
;Cold entry point for monitor
;A6 points to data area
;Reset pointer to user extension table
;Set automatic character echo
;Clear case conversion flag (UC<-LC)
;Setup ACIA's
;Setup exception table
;Setup DCB table in RAM
;Point to banner
;and print heading
;A0 points to extension ROM
;Read first longword in extension ROM
;If extension begins with 'ROM2' then
;call the subroutine at EXT_ROM+8
;else continue
;Two NOPs to allow for a future
;call to an initialization routine
;Warm entry point - clear error flag
;Print a newline
;Get a command line
;Tidy up input buffer contents
;Interpret command
;Repeat indefinitely

```

```

;Setup ACIA parameters
;A0 points to console ACIA
;Reset ACIA1
;Reset ACIA2
;Set up ACIA1 constants (no IRQ,
;RTS* low, 8 bit, no parity, 1 stop)
;Return
;Move cursor to start of newline
;Save A4
;Point to CR/LF string
;Print it
;Restore A4

```

```

84 0000807A 4E75      RTS
85
86      *
87      PSTRING: EQU      *
88      MOVE.L    D0,-(A7)
89      MOVE.B    (A4)+,D0
90      BEQ.S     PS2
91      BSR      PUTCHAR
92      BRA      PS1
93      MOVE.L    (A7)+,D0
94      RTS
95
96      *
97      HEADING: BSR      NEWLINE
98      BSR      PSTRING
99      BRA      NEWLINE
100
101      *
102      * GETLINE inputs a string of characters into a line buffer
103      * A3 points to next free entry in line buffer
104      * A2 points to end of buffer
105      * A1 points to start of buffer
106      * D0 holds character to be stored
107
107 GETLINE: LEA      LNBUFF(A6),A1
108          LEA      (A1),A3
109          LEA      MAXCHR(A1),A2
110 GETLN2: BSR      GETCHAR
111          CMP.B    #CTRL_A,D0
112          BEQ.S    GETLN5
113          CMP.B    #BS,D0
114          BNE.S    GETLN3
115          CMP.L    A1,A3
116          BEQ      GETLN2
117          LEA      -1(A3),A3
118          BRA      GETLN2
119 GETLN3: MOVE.B    D0,(A3)+
120          CMP.B    #CR,D0
121          BNE.S    GETLN4
122          BRA      NEWLINE
123 GETLN4: CMP.L    A2,A3
124          BNE      GETLN2
125          BSR      NEWLINE
126          BRA      GETLINE
127
128      *
129
130      *
131      *
132      *
133      *
134      *
135      *
136      *
137      *
138      *
139      *
140      *
141      *
142      *
143      *
144      *
145      *
146      *
147      *
148      *
149      *
150      *
151      *
152      *
153      *
154      *
155      *
156      *
157      *
158      *
159      *
160      *
161      *
162      *
163      *
164      *
165      *
166      *
167      *
168      *
169      *
170      *
171      *
172      *
173      *
174      *
175      *
176      *
177      *
178      *
179      *
180      *
181      *
182      *
183      *
184      *
185      *
186      *
187      *
188      *
189      *
190      *
191      *
192      *
193      *
194      *
195      *
196      *
197      *
198      *
199      *
200      *
201      *
202      *
203      *
204      *
205      *
206      *
207      *
208      *
209      *
210      *
211      *
212      *
213      *
214      *
215      *
216      *
217      *
218      *
219      *
220      *
221      *
222      *
223      *
224      *
225      *
226      *
227      *
228      *
229      *
230      *
231      *
232      *
233      *
234      *
235      *
236      *
237      *
238      *
239      *
240      *
241      *
242      *
243      *
244      *
245      *
246      *
247      *
248      *
249      *
250      *
251      *
252      *
253      *
254      *
255      *
256      *
257      *
258      *
259      *
260      *
261      *
262      *
263      *
264      *
265      *
266      *
267      *
268      *
269      *
270      *
271      *
272      *
273      *
274      *
275      *
276      *
277      *
278      *
279      *
280      *
281      *
282      *
283      *
284      *
285      *
286      *
287      *
288      *
289      *
290      *
291      *
292      *
293      *
294      *
295      *
296      *
297      *
298      *
299      *
300      *
301      *
302      *
303      *
304      *
305      *
306      *
307      *
308      *
309      *
310      *
311      *
312      *
313      *
314      *
315      *
316      *
317      *
318      *
319      *
320      *
321      *
322      *
323      *
324      *
325      *
326      *
327      *
328      *
329      *
330      *
331      *
332      *
333      *
334      *
335      *
336      *
337      *
338      *
339      *
340      *
341      *
342      *
343      *
344      *
345      *
346      *
347      *
348      *
349      *
350      *
351      *
352      *
353      *
354      *
355      *
356      *
357      *
358      *
359      *
360      *
361      *
362      *
363      *
364      *
365      *
366      *
367      *
368      *
369      *
370      *
371      *
372      *
373      *
374      *
375      *
376      *
377      *
378      *
379      *
380      *
381      *
382      *
383      *
384      *
385      *
386      *
387      *
388      *
389      *
390      *
391      *
392      *
393      *
394      *
395      *
396      *
397      *
398      *
399      *
400      *
401      *
402      *
403      *
404      *
405      *
406      *
407      *
408      *
409      *
410      *
411      *
412      *
413      *
414      *
415      *
416      *
417      *
418      *
419      *
420      *
421      *
422      *
423      *
424      *
425      *
426      *
427      *
428      *
429      *
430      *
431      *
432      *
433      *
434      *
435      *
436      *
437      *
438      *
439      *
440      *
441      *
442      *
443      *
444      *
445      *
446      *
447      *
448      *
449      *
450      *
451      *
452      *
453      *
454      *
455      *
456      *
457      *
458      *
459      *
460      *
461      *
462      *
463      *
464      *
465      *
466      *
467      *
468      *
469      *
470      *
471      *
472      *
473      *
474      *
475      *
476      *
477      *
478      *
479      *
480      *
481      *
482      *
483      *
484      *
485      *
486      *
487      *
488      *
489      *
490      *
491      *
492      *
493      *
494      *
495      *
496      *
497      *
498      *
499      *
500      *
501      *
502      *
503      *
504      *
505      *
506      *
507      *
508      *
509      *
510      *
511      *
512      *
513      *
514      *
515      *
516      *
517      *
518      *
519      *
520      *
521      *
522      *
523      *
524      *
525      *
526      *
527      *
528      *
529      *
530      *
531      *
532      *
533      *
534      *
535      *
536      *
537      *
538      *
539      *
540      *
541      *
542      *
543      *
544      *
545      *
546      *
547      *
548      *
549      *
550      *
551      *
552      *
553      *
554      *
555      *
556      *
557      *
558      *
559      *
560      *
561      *
562      *
563      *
564      *
565      *
566      *
567      *
568      *
569      *
570      *
571      *
572      *
573      *
574      *
575      *
576      *
577      *
578      *
579      *
580      *
581      *
582      *
583      *
584      *
585      *
586      *
587      *
588      *
589      *
590      *
591      *
592      *
593      *
594      *
595      *
596      *
597      *
598      *
599      *
600      *
601      *
602      *
603      *
604      *
605      *
606      *
607      *
608      *
609      *
610      *
611      *
612      *
613      *
614      *
615      *
616      *
617      *
618      *
619      *
620      *
621      *
622      *
623      *
624      *
625      *
626      *
627      *
628      *
629      *
630      *
631      *
632      *
633      *
634      *
635      *
636      *
637      *
638      *
639      *
640      *
641      *
642      *
643      *
644      *
645      *
646      *
647      *
648      *
649      *
650      *
651      *
652      *
653      *
654      *
655      *
656      *
657      *
658      *
659      *
660      *
661      *
662      *
663      *
664      *
665      *
666      *
667      *
668      *
669      *
670      *
671      *
672      *
673      *
674      *
675      *
676      *
677      *
678      *
679      *
680      *
681      *
682      *
683      *
684      *
685      *
686      *
687      *
688      *
689      *
690      *
691      *
692      *
693      *
694      *
695      *
696      *
697      *
698      *
699      *
700      *
701      *
702      *
703      *
704      *
705      *
706      *
707      *
708      *
709      *
710      *
711      *
712      *
713      *
714      *
715      *
716      *
717      *
718      *
719      *
720      *
721      *
722      *
723      *
724      *
725      *
726      *
727      *
728      *
729      *
730      *
731      *
732      *
733      *
734      *
735      *
736      *
737      *
738      *
739      *
740      *
741      *
742      *
743      *
744      *
745      *
746      *
747      *
748      *
749      *
750      *
751      *
752      *
753      *
754      *
755      *
756      *
757      *
758      *
759      *
760      *
761      *
762      *
763      *
764      *
765      *
766      *
767      *
768      *
769      *
770      *
771      *
772      *
773      *
774      *
775      *
776      *
777      *
778      *
779      *
780      *
781      *
782      *
783      *
784      *
785      *
786      *
787      *
788      *
789      *
790      *
791      *
792      *
793      *
794      *
795      *
796      *
797      *
798      *
799      *
800      *
801      *
802      *
803      *
804      *
805      *
806      *
807      *
808      *
809      *
810      *
811      *
812      *
813      *
814      *
815      *
816      *
817      *
818      *
819      *
820      *
821      *
822      *
823      *
824      *
825      *
826      *
827      *
828      *
829      *
830      *
831      *
832      *
833      *
834      *
835      *
836      *
837      *
838      *
839      *
840      *
841      *
842      *
843      *
844      *
845      *
846      *
847      *
848      *
849      *
850      *
851      *
852      *
853      *
854      *
855      *
856      *
857      *
858      *
859      *
860      *
861      *
862      *
863      *
864      *
865      *
866      *
867      *
868      *
869      *
870      *
871      *
872      *
873      *
874      *
875      *
876      *
877      *
878      *
879      *
880      *
881      *
882      *
883      *
884      *
885      *
886      *
887      *
888      *
889      *
890      *
891      *
892      *
893      *
894      *
895      *
896      *
897      *
898      *
899      *
900      *
901      *
902      *
903      *
904      *
905      *
906      *
907      *
908      *
909      *
910      *
911      *
912      *
913      *
914      *
915      *
916      *
917      *
918      *
919      *
920      *
921      *
922      *
923      *
924      *
925      *
926      *
927      *
928      *
929      *
930      *
931      *
932      *
933      *
934      *
935      *
936      *
937      *
938      *
939      *
940      *
941      *
942      *
943      *
944      *
945      *
946      *
947      *
948      *
949      *
950      *
951      *
952      *
953      *
954      *
955      *
956      *
957      *
958      *
959      *
960      *
961      *
962      *
963      *
964      *
965      *
966      *
967      *
968      *
969      *
970      *
971      *
972      *
973      *
974      *
975      *
976      *
977      *
978      *
979      *
980      *
981      *
982      *
983      *
984      *
985      *
986      *
987      *
988      *
989      *
990      *
991      *
992      *
993      *
994      *
995      *
996      *
997      *
998      *
999      *
1000      *

```

```

128 *****
129 *
130 * TIDY cleans up the line buffer by removing leading spaces and multiple
131 * spaces between parameters. At the end of TIDY, BUFFPT points to
132 * the first parameter following the command.
133 * A0 = pointer to line buffer. A1 = pointer to cleaned up buffer
134 *
135 TIDY: LEA LNBUFF(A6),A0 ;A0 points to line buffer
136 LEA (A0),A1 ;A1 points to start of line buffer
137 MOVE.B (A0)+,D0 ;Read character from line buffer
138 CMP.B #SPACE,D0 ;Repeat until the first non-space
139 BEQ TIDY1 ;character is found
140 LEA -1(A0),A0 ;Move pointer back to first char
141 MOVE.B (A0)+,D0 ;Move the string left to remove
142 MOVE.B D0,(A1)+ ;any leading spaces
143 CMP.B #SPACE,D0 ;Test for embedded space
144 BNE.S TIDY4 ;If not space then test for EOL
145 CMP.B #SPACE,(A0)+ ;If space skip multiple embedded
146 BEQ TIDY3 ;spaces
147 LEA -1(A0),A0 ;Move back pointer
148 CMP.B #CR,D0 ;Test for end_of_line (EOL)
149 BNE TIDY2 ;If not EOL then read next char
150 LEA LNBUFF(A6),A0 ;Restore buffer pointer
151 CMP.B #CR,(A0) ;Test for EOL
152 BEQ.S TIDY6 ;If EOL then exit
153 CMP.B #SPACE,(A0)+ ;Test for delimiter
154 BNE TIDY5 ;Repeat until delimiter or EOL
155 MOVE.L A0,BUFFPT(A6) ;Update buffer pointer
156 RTS
157 *
158 *****
159 *
160 * EXECUTE matches the first command in the line buffer with the
161 * commands in a command table. An external table pointed at by
162 * UTAB is searched first and then the in-built table, COMTAB.
163 *
164 EXECUTE: TST.L UTAB(A6) ;Test pointer to user table
165 BEQ.S EXEC1 ;If clear then try built-in table
166 MOVE.L UTAB(A6),A3 ;Else pick up pointer to user table
167 BSR.S SEARCH ;Look for command in user table
168 BCC.S EXEC1 ;If not found then try internal table
169 MOVE.L (A3),A3 ;Else get absolute address of command
170 JMP (A3) ;from user table and execute it
171 *
172 EXEC1: LEA COMTAB(PC),A3 ;Try built-in command table

```

```

173 00008120 6114      BSR.S      SEARCH
174 00008122 6508      EXEC2
175 00008124 49FA09CF  LEA        ERMS2(PC),A4
176 00008128 600FF52   BRA.L      PSTRING
177 0000812C 2653      EXEC2:     MOVE.L      (A3),A3
178 0000812E 49FA0A34  LEA        COMTAB(PC),A4
179 00008132 D7CC      ADD.L      A4,A3
180 00008134 4ED3      JMP        (A3)
181
182
183 00008136      *
184 00008138 4280      SEARCH:    EQU
185 0000813A 1013      CLR.L      D0
186 0000813C 49F30006  MOVE.B      (A3),D0
187 00008140 122B0001  BEQ.S      SRCH7
188 00008144 4BEE0000  LEA        6(A3,D0.W),A4
189 00008148 142B0002  MOVE.B      1(A3),D1
190 0000814C B41D      LEA        LNBUFF(A6),A5
191 0000814E 6704      MOVE.B      2(A3),D2
192 00008150 264C      CMP.B      (A5)+,D2
193 00008152 60E2      BEQ.S      SRCH3
194 00008154 5301      MOVE.L      A4,A3
195 00008156 670E      BRA        SEARCH
196 00008158 47EB0003  SUB.B      #1,D1
197 0000815C 141B      BEQ.S      SRCH6
198 0000815E B41D      LEA        3(A3),A3
199 00008160 66EE      MOVE.B      (A3)+,D2
200 00008162 5301      CMP.B      (A5)+,D2
201 00008164 66F6      BNE        SRCH2
202 00008166 47ECFFFC  SUB.B      #1,D1
203 0000816A 003C0001  BNE        SRCH4
204 0000816E 4E75      LEA        -4(A4),A3
205 00008170 023C00FE  OR.B      #1,CCR
206 00008174 4E75      RTS
207
208 *****
209 *
210 *
211 * Basic input routines
212 * HEX = Get one hexadecimal character into D0
213 * BYTE = Get two hexadecimal characters into D0
214 * WORD = Get four hexadecimal characters into D0
215 * LONGWD = Get eight hexadecimal characters into D0
216 * PARAM = Get a longword from the line buffer into D0
217 * Bit 0 of D7 is set to indicate a hexadecimal input error

```

```

;Look for command in built-in table
;If found then execute command
;Else print "invalid command"
;and return
;Get the relative command address
;pointed at by A3 and add it to
;the PC to generate the actual
;command address. Then execute it.

;Match the command in the line buffer
;with command table pointed at by A3
;Get the first character in the
;current entry. If zero then exit
;Else calculate address of next entry
;Get number of characters to match
;A5 points to command in line buffer
;Get first character in this entry
;from the table and match with buffer
;If match then try rest of string
;Else get address of next entry
;and try the next entry in the table
;One less character to match
;If match counter zero then all done
;Else point to next character in table
;Now match a pair of characters

;If no match then try next entry
;Else decrement match counter and
;repeat until no chars left to match
;Calculate address of command entry
;point. Mark carry flag as success
;and return

;Fail - clear carry to indicate
;command not found and return

```

```

217 *
218 HEX:      00008176 610003E6      BSR      GETCHAR      ;Get a character from input device
219           0000817A 04000030      SUB.B     #$30,D0      ;Convert to binary
220           0000817E 6B0E          BMI.S     NOT_HEX     ;If less than $30 then exit with error
221           00008180 0C000009      CMP.B     #$09,D0      ;Else test for number (0 to 9)
222           00008184 6F0C          BLE.S     HEX_OK       ;If number then exit - success
223           00008186 5F00          SUB.B     #$07,D0      ;Else convert letter to hex
224           00008188 0C00000F      CMP.B     #$0F,D0      ;If character in range "A" to "F"
225           0000818C 6F04          BLE.S     HEX_OK       ;then exit successfully
226           0000818E 00070001      NOT_HEX:  OR.B     #1,D7      ;Else set error flag
227           00008192 4E75          HEX_OK:  RTS          ;and return
228 *
229           00008194 2F01          BYTE:    MOVE.L    D1,-(A7)      ;Save D1
230           00008196 61DE          BSR      HEX          ;Get first hex character
231           00008198 E900          ASL.B     #4,D0        ;Move it to MS nybble position
232           0000819A 1200          MOVE.B    D0,D1        ;Save MS nybble in D1
233           0000819C 61D8          BSR      HEX          ;Get second hex character
234           0000819E D001          ADD.B     D1,D0        ;Merge MS and LS nybbles
235           000081A0 221F          MOVE.L    (A7)+,D1      ;Restore D1
236           000081A2 4E75          RTS
237 *
238           000081A4 61EE          WORD:    BSR          ;Get upper order byte
239           000081A6 E140          ASL.W     #8,D0        ;Move it to MS position
240           000081A8 60EA          BRA       BYTE         ;Get LS byte and return
241 *
242           000081AA 61F8          LONGWD:   BSR          ;Get upper order word
243           000081AC 4840          SWAP      D0           ;Move it to MS position
244           000081AE 60FA          BRA       WORD         ;Get lower order word and return
245 *
246 * * PARAM reads a parameter from the line buffer and puts it in both
247 * * PARAMTR(A6) and D0. Bit 1 of D7 is set on error.
248 *
249           000081B0 2F01          PARAM:    MOVE.L    D1,-(A7)      ;Save D1
250           000081B2 4281          CLR.L     D1           ;Clear input accumulator
251           000081B4 206E0040      MOVE.L    BUFFFFT(A6),A0      ;A0 points to parameter in buffer
252           000081B8 1018          MOVE.B    (A0)+,D0        ;Read character from line buffer
253           000081BA 0C000020      CMP.B     #SPACE,D0      ;Test for delimiter
254           000081BE 6720          BEQ.S     PARAM4       ;The permitted delimiter is a
255           000081C0 0C00000D      CMP.B     #CR,D0        ;space or a carriage return
256           000081C4 671A          BEQ.S     PARAM4       ;Exit on either space or C/R
257           000081C6 E981          ASL.L     #4,D1        ;Shift accumulated result 4 bits left
258           000081C8 04000030      SUB.B     #$30,D0      ;Convert new character to hex
259           000081CC 6B1E          BMI.S     PARAM5       ;If less than $30 then not-hex
260           000081CE 0C000009      CMP.B     #09,D0      ;If less than 10

```



```

261 000081D2 6F08      BLE.S      PARAM3      ;then continue
262 000081D4 5F00      SUB.B      #$07,D0      ;Else assume $A - $F
263 000081D6 0C00000F  CMP.B      #$0F,D0      ;If more than $F
264 000081DA 6E10      BGT.S      PARAM5      ;then exit to error on not-hex
265 000081DC D200      ADD.B      D0,D1      ;Add latest nybble to total in D1
266 000081DE 60D8      BRA          PARAM1      ;Repeat until delimiter found
267 000081E0 2D480040  MOVE.L      A0,BUFFPT(A6) ;Save pointer in memory
268 000081E4 2D410044  MOVE.L      D1,PARAMTR(A6) ;Save parameter in memory
269 000081E8 2001      MOVE.L      D1,D0      ;Put parameter in D0 for return
270 000081EA 6004      BRA.S      PARAM6      ;Return without error
271 000081EC 00070002  PARAM5:    OR.B      #2,D7      ;Set error flag before return
272 000081F0 221F      PARAM6:    MOVE.L      (A7)+,D1    ;Restore working register
273 000081F2 4E75      RTS          ;Return with error
274
275 *****
276 *
277 *
278 * Output routines
279 *
280 * OUT1X = print one hexadecimal character
281 * OUT2X = print two hexadecimal characters
282 * OUT4X = print four hexadecimal characters
283 * OUT8X = print eight hexadecimal characters
284 *
285 * In each case, the data to be printed is in D0
286
287 *****
288
289 OUT1X:  MOVE.B      D0,-(A7)      ;Save D0
290         AND.B      #$0F,D0      ;Mask off MS nybble
291         ADD.B      #$30,D0      ;Convert to ASCII
292         CMP.B      #$39,D0      ;ASCII = HEX + $30
293         BLS.S      OUT1X1      ;If ASCII <= $39 then print and exit
294         ADD.B      #$07,D0      ;Else ASCII := HEX + 7
295         BSR        PUTCHAR      ;Print the character
296         MOVE.B      (A7)+,D0    ;Restore D0
297         RTS
298
299 *
300 OUT2X:  ROR.B      #4,D0      ;Get MS nybble in LS position
301         BSR        OUT1X      ;Print MS nybble
302         ROL.B      #4,D0      ;Restore LS nybble
303         BRA        OUT1X      ;Print LS nybble and return
304
305 *
306 OUT4X:  ROR.W      #8,D0      ;Get MS byte in LS position
307         BSR        OUT2X      ;Print MS byte
308         ROL.W      #8,D0      ;Restore LS byte
309         BRA        OUT2X      ;Print LS byte and return
310
311 *
312 OUT8X:  SWAP       D0          ;Get MS word in LS position

```

```

305 00008220 61F4      BSR      OUT4X      ;Print MS word
306 00008222 4840      SWAP     D0          ;Restore LS word
307 00008224 60F0      BRA      OUT4X      ;Print LS word and return
308
309 *****
310 *
311 *
312 *
313 JUMP:      BSR      PARAM      ;Get address from buffer
314 00008228 4A07      TST.B     D7          ;Test for input error
315 0000822A 6608      BNE.S     JUMP1      ;If error flag not zero then exit
316 0000822C 4A80      TST.L     D0          ;Else test for missing address
317 0000822E 6704      BEQ.S     JUMP1      ;field. If no address then exit
318 00008230 2040      MOVE.L     D0,A0      ;Put jump address in A0 and call the
319 00008232 4ED0      JMP       (A0)        ;subroutine. User to supply RTS!!
320 00008234 49FA08A1   LEA      ERMES1(PC),A4      ;Here for error - display error
321 00008238 6000FE42   BRA      PSTRING      ;message and return
322
323 *****
324 *
325 *
326 *
327 MEMORY:    BSR      PARAM      ;Get start address from line buffer
328 00008240 4A07      TST.B     D7          ;Test for input error
329 00008242 6634      BNE.S     MEM3       ;If error then exit
330 00008244 2640      MOVE.L     D0,A3       ;A3 points to location to be opened
331 00008246 6100FE24   MEM1:    BSR      NEWLINE
332 0000824A 612E      BSR.S     ADR_DAT    ;Print current address and contents
333 0000824C 6140      BSR.S     PSPACE    ;update pointer, A3, and O/P space
334 0000824E 6100030E   BSR      GETCHAR    ;Input char to decide next action
335 00008252 0C00000D   CMP.B     #CR,D0     ;If carriage return then exit
336 00008256 6720      BEQ.S     MEM3       ;Exit
337 00008258 0C00002D   CMP.B     #'-',D0    ;If "-" then move back
338 0000825C 6606      BNE.S     MEM2       ;Else skip wind-back procedure
339 0000825E 47BEFFFC   LEA      -4(A3),A3   ;Move pointer back 2+2
340 00008262 60E2      BRA      MEM1       ;Repeat until carriage return
341 00008264 0C000020   MEM2:    CMP.B     #SPACE,D0 ;test for space (= new entry)
342 00008268 66DC      BNE.S     MEM1       ;If not space then repeat
343 0000826A 6100FF38   BSR      WORD       ;Else get new word to store
344 0000826E 4A07      TST.B     D7          ;Test for input error
345 00008270 6606      BNE.S     MEM3       ;If error then exit
346 00008272 3740FFE   MOVE.W     D0,-2(A3)  ;Store new word
347 00008276 60CE      BRA      MEM1       ;Repeat until carriage return
348 00008278 4E75      RTS

```

```

349
350 0000827A 2F00      ADR_DAT: MOVE.L D0,-(A7)      ;Print the contents of A3 and the
351 0000827C 200B      MOVE.L A3,D0                ;word pointed at by A3.
352 0000827E 619E      BSR OUT8X                    ;and print current address
353 00008280 610C      BSR.S PSPACE                  ;Insert delimiter
354 00008282 3013      MOVE.W (A3),D0                ;Get data at this address in D0
355 00008284 6190      BSR OUT4X                    ;and print it
356 00008286 47E0002   LEA 2(A3),A3                 ;Point to next address to display
357 0000828A 201F      MOVE.L (A7)+,D0               ;Restore D0
358 0000828C 4E75      RTS
359
360 0000828E 1F00      * PSPACE: MOVE.B D0,-(A7)      ;Print a single space
361 00008290 103C0020   MOVE.B #SPACE,D0
362 00008294 610002FA   BSR PUTCHAR
363 00008298 101F      MOVE.B (A7)+,D0
364 0000829A 4E75      RTS
365
366 *****
367 *
368 * LOAD Loads data formatted in hexadecimal "S" format from Port 2
369 * NOTE - I/O is automatically redirected to the aux port for
370 * loader functions. S1 or S2 records accepted
371 *
372 0000829C 2F2E0052   LOAD: MOVE.L CN_OVEC(A6),-(A7) ;Save current output device name
373 000082A0 2F2E004E   MOVE.L CN_IVEC(A6),-(A7) ;Save current input device name
374 000082A4 2D7C00008C22 0052 MOVE.L #DCB4,CN_OVEC(A6) ;Set up aux ACIA as output
375 000082AC 2D7C00008C10 004E MOVE.L #DCB3,CN_IVEC(A6) ;Set up aux ACIA as input
376 000082B4 522E0048   ADD.B #1,ECHO(A6) ;Turn off character echo
377 000082B8 6100FDB2   BSR NEWLINE ;Send newline to host
378 000082BC 6100015A   BSR DELAY ;Wait for host to "settle"
379 000082C0 61000156   BSR DELAY
380 000082C4 28E00040   MOVE.L BUFPPT(A6),A4 ;Any string in the line buffer is
381 000082C8 101C      LOAD1: (A4)+,D0 ;transmitted to the host computer
382 000082CA 610002C4   BSR PUTCHAR ;before the loading begins
383 000082CE 0C00000D   CMP.B #CR,D0 ;Read from the buffer until EOL
384 000082D2 66F4      BNE LOAD1
385 000082D4 6100FD96   BSR NEWLINE ;Send newline before loading
386 000082D8 61000284   BSR GETCHAR ;Records from the host must begin
387 000082DC 0C000053   CMP.B #'S',D0 ;with S1/S2 (data) or S9/S8 (term)
388 000082E0 66F6      BNE.S LOAD2 ;Repeat GETCHAR until char = "S"
389 000082E2 6100027A   BSR GETCHAR ;Get character after "S"
390 000082E6 0C000039   CMP.B #'9',D0 ;Test for the two terminators S9/S8

```

```

391 000082EA 6706      BEQ.S      LOAD3      ;If S9 record then exit else test
392 000082EC 0C000038  CMP.B      #'8',D0    ;for S8 terminator. Fall through to
393 000082F0 662A      BNE.S      LOAD6      ;exit on S8 else continue search
394 000082F2          EQU      *      ;Exit point from LOAD
395 000082F2 2D5F004E  MOVE.L      (A7)+,CN_IVEC(A6) ;Clean up by restoring input device
396 000082F6 2D5F0052  MOVE.L      (A7)+,CN_OVEC(A6) ;and output device name
397 000082FA 422E0048  CLR.B      ECHO(A6)      ;Restore input character echo
398 000082FE 08070000  BTST       #0,D7         ;Test for input errors
399 00008302 6708      BEQ.S      LOAD4      ;If no I/P error then look at checksum
400 00008304 49FA07D1  LEA        ERMES1(PC),A4 ;Else point to error message
401 00008308 6100FD72  BSR        PSTRING      ;Print it
402 0000830C 08070003  BTST       #3,D7         ;Test for checksum error
403 00008310 6708      BEQ.S      LOAD5      ;If clear then exit
404 00008312 49FA07F3  LEA        ERMES3(PC),A4 ;Else point to error message
405 00008316 6100FD64  BSR        PSTRING      ;Print it and return
406 0000831A 4E75      RTS
407 *
408 0000831C 0C000031  LOAD6:      CMP.B      #'1',D0    ;Test for S1 record
409 00008320 671E      BEQ.S      LOAD6A     ;If S1 record then read it
410 00008322 0C000032  CMP.B      #'2',D0    ;Else test for S2 record
411 00008326 66B0      BNE.S      LOAD2      ;Repeat until valid header found
412 00008328 4203      CLR.B      D3          ;Read the S2 byte count and address,
413 0000832A 613C      BSR.S      LOAD8      ;clear the checksum
414 0000832C 5900      SUB.B      #4,D0      ;Calculate size of data field
415 0000832E 1400      MOVE.B      D0,D2     ;D2 contains data bytes to read
416 00008330 4280      CLR.L      D0          ;Clear address accumulator
417 00008332 6134      BSR.S      LOAD8      ;Read most sig byte of address
418 00008334 E180      ASL.L      #8,D0      ;Move it one byte left
419 00008336 6130      BSR.S      LOAD8      ;Read the middle byte of address
420 00008338 E180      ASL.L      #8,D0      ;Move it one byte left
421 0000833A 612C      BSR.S      LOAD8      ;Read least sig byte of address
422 0000833C 2440      MOVE.L      D0,A2     ;A2 points to destination of record
423 0000833E 6012      BRA.S      LOAD7      ;Skip past S1 header loader
424 00008340 4203      CLR.B      D3          ;S1 record found - clear checksum
425 00008342 6124      BSR.S      LOAD8      ;Get byte and update checksum
426 00008344 5700      SUB.B      #3,D0      ;Subtract 3 from record length
427 00008346 1400      MOVE.B      D0,D2     ;Save byte count in D2
428 00008348 4280      CLR.L      D0          ;Clear address accumulator
429 0000834A 611C      BSR.S      LOAD8      ;Get MS byte of load address
430 0000834C E180      ASL.L      #8,D0      ;Move it to MS position
431 0000834E 6118      BSR.S      LOAD8      ;Get LS byte in D2
432 00008350 2440      MOVE.L      D0,A2     ;A2 points to destination of data
433 00008352 6114      BSR.S      LOAD8      ;get byte of data for loading
434 00008354 14C0      MOVE.B      D0,(A2)+  ;store it

```

```

435 00008356 5302      SUB.B      #1,D2      ;Decrement byte counter
436 00008358 66F8      BNE          LOAD7      ;Repeat until count = 0
437 0000835A 610C      BSR.S      LOAD8      ;Read checksum
438 0000835C 5203      ADD.B      #1,D3      ;Add 1 to total checksum
439 0000835E 6700FF78  BEQ          LOAD2      ;If zero then start next record
440 00008362 00070008  OR.B       #%00001000,D7 ;Else set checksum error bit,
441 00008366 608A      BRA          LOAD3      ;restore I/O devices and return
442
443 00008368 6100FE2A    LOAD8:      BSR          BYTE      ;Get a byte
444 0000836C D600      ADD.B      D0,D3      ;Update checksum
445 0000836E 4E75      RTS          ;and return
446
447 *****
448
449 *
450 * DUMP
451 *   Transmit S1 formatted records to host computer
452 *   A3 = Starting address of data block
453 *   A2 = End address of data block
454 *   D1 = Checksum, D2 = current record length
455
456 DUMP:      BSR          RANGE      ;Get start and end address
457 00008370 61000096  TST.B      D7          ;Test for input error
458 00008374 4A07      BEQ.S      DUMP1      ;If no error then continue
459 00008376 6708      LEA          ERMES1(PC),A4 ;Else point to error message,
460 00008378 49FA075D  BRA          PSTRING      ;print it and return
461 0000837C 6000FCFE  CMP.L      A3,D0          ;Compare start and end addresses
462 00008380 B08B      BPL.S      DUMP2      ;If positive then start < end
463 00008382 6A08      LEA          ERMES7(PC),A4 ;Else print error message
464 00008384 49FA07D1  BRA          PSTRING      ;and return
465 00008386 6000FCF2  MOVE.L     CN_OVEC(A6),-(A7) ;Save name of current output device
466 00008388 2F2E0052  MOVE.L     #DCB4,CN_OVEC(A6) ;Set up Port 2 as output device
467 00008390 2D7C0008C22 0052
468
469 DUMP1:      BSR          NEWLINE     ;Send newline to host and wait
470 00008392 6100FCD2  DELAY      ;Before dumping, send any string
471 00008394 617A      MOVE.L     BUFFPT(A6),A4 ;in the input buffer to the host
472 00008396 28E0040  (A4)+,D0   PUTCHAR      ;Repeat
473 00008398 101C      BSR          #CR,D0    ;Transmit char from buffer to host
474 0000839A 610001EA  DUMP3      ;Until char = C/R
475 0000839C 66F4      BNE          DUMP3      ;Allow time for host to settle
476 0000839E 0C00000D  BSR          NEWLINE     ;A2 contains length of record + 1
477 000083A0 6164      BSR.S      DELAY      ;D2 points to end address
478 000083A2 528A      ADDQ.L     #1,A2          ;D2 contains bytes left to print
479 000083A4 240A      MOVE.L     A2,D2          ;If this is not a full record of 16
480 000083A6 948B      SUB.L      A3,D2
481 000083A8 0C820000011 CMP.L      #17,D2

```

```

478 000083C0 6502      BCS.S      DUMP5
479 000083C2 7410      MOVEQ      #16,D2
480 000083C4 49FA064C  DUMP5:    LEA        HEADER(PC),A4
481 000083C8 6100FCB2      BSR        PSTRING
482 000083CC 4201      CLR.B      D1
483 000083CE 1002      MOVE.B     D2,D0
484 000083D0 5600      ADD.B      #3,D0
485 000083D2 612E      BSR.S      DUMP7
486 000083D4 200B      MOVE.L     A3,D0
487 000083D6 E158      ROL.W      #8,D0
488 000083D8 6128      BSR.S      DUMP7
489 000083DA E058      ROR.W      #8,D0
490 000083DC 6124      BSR.S      DUMP7
491 000083DE 101B      MOVE.B     (A3)+,D0
492 000083E0 6120      BSR.S      DUMP7
493 000083E2 5302      SUB.B      #1,D2
494 000083E4 66F8      BNE        DUMP6
495 000083E6 4601      NOT.B      D1
496 000083E8 1001      MOVE.B     D1,D0
497 000083EA 6116      BSR.S      DUMP7
498 000083EC 6100FC7E  NEWLINE
499 000083F0 B7CA      CMP.L      A2,A3
500 000083F2 66C2      BNE        DUMP4
501 000083F4 49FA0622  LEA        TAIL(PC),A4
502 000083F8 6100FC82      BSR        PSTRING
503 000083FC 2D5F0052  MOVE.L     (A7)+,CN_OVEC(A6)
504 00008400 4E75      RTS
505 *
506 00008402 D200      DUMP7:    ADD.B     D0,D1
507 00008404 6000FE08  BRA        OUT2X
508 *
509 00008408      RANGE:    EQU        *
510 00008408 4207      CLR.B      D7
511 0000840A 6100FDA4      BSR        PARAM
512 0000840E 2640      MOVE.L     D0,A3
513 00008410 6100FD9E      BSR        PARAM
514 00008414 2440      MOVE.L     D0,A2
515 00008416 4E75      RTS
516 *
517 00008418      DELAY:    EQU        *
518 00008418 48E78008  MOVEM.L    D0/A4,-(A7)
519 0000841C 203C00004000  MOVE.L     #$4000,D0
520 00008422 5380      SUB.L      #1,D0
521 00008424 66FC      BNE        DELAY1

```

```

;then load D2 with record size
;else preset byte count to 16
;Point to record header
;Print header
;Clear checksum
;Move record length to output register
;Length includes address + count
;Print number of bytes in record
;Get start address to be printed
;Get MS byte in LS position
;Print MS byte of address
;Restore LS byte
;Print LS byte of address
;Get data byte to be printed
;Print it
;Decrement byte count
;Repeat until all this record printed
;Complement checksum
;Move to output register
;Print checksum

;Have all records been printed?
;Repeat until all done
;Point to message tail (S9 record)
;Print it
;Restore name of output device
;and return

;Update checksum, transmit byte
;to host and return

;Get the range of addresses to be
;transmitted from the buffer
;Get starting address
;Set up start address in A3
;Get end address
;Set up end address in A2

;Provide a time delay for the host
;to settle. Save working registers
;Set up delay constant
;Count down (8 clk cycles)
;Repeat until zero (10 clk cycles)

```

```

522 00008426 4CDF1001      MOVEM.L  (A7)+,D0/A4      ;Restore working registers
523 0000842A 4E75          RTS
524
525 *
526 *
527 * TM Enter transparent mode (all communication to go from terminal to
528 * the host processor until escape sequence entered). End sequence
529 * = ESC, E. A newline is sent to the host to "clear it down".
530 *
531 0000842C 13FC00550001 TM:  MOVE.B  #$55,ACIA_1      ;Force RTS* high to re-route data
532                                0040
533 00008434 522E0048      ADD.B  #1,ECHO(A6)      ;Turn off character echo
534 00008438 61000124      BSR    GETCHAR          ;Get character
535 0000843C 0C00001B      CMP.B  #ESC,D0         ;Test for end of TM mode
536 00008440 66F6         BNE    TM1              ;Repeat until first escape character
537 00008442 6100011A      BSR    GETCHAR          ;Get second character
538 00008446 0C000045      CMP.B  #'E',D0         ;If second char = E then exit TM
539 0000844C 2F2E0052      BNE    TM1              ;Else continue
540 00008450 2D7C00008C22 MOVE.L  CN_OVEC(A6),-(A7)      ;Save output port device name
541                                0052      MOVE.L  #DCB4,CN_OVEC(A6)      ;Get name of host port (aux port)
542 00008458 6100FC12      BSR    NEWLINE          ;Send newline to host to clear it
543 0000845C 2D5F0052      MOVE.L  (A7)+,CN_OVEC(A6)      ;Restore output device port name
544 00008460 422E0048      CLR.B  ECHO(A6)         ;Restore echo mode
545 00008464 13FC00150001 MOVE.B  #$15,ACIA_1      ;Restore normal ACIA mode (RTS* low)
546                                0040
547 0000846C 4E75          RTS
548
549 *
550 * This routine sets up the system DCBs in RAM using the information
551 * stored in ROM at address DCB_LST. This is called at initialization.
552 * CN_IVEC contains the name "DCB1" and IO_VEC the name "DCB2"
553 *
554 0000846E 48E7F0F0      SET_DCB: MOVEM.L  A0-A3/D0-D3,-(A7)      ;Save all working registers
555 00008472 41EE00D0      LEA     FIRST(A6),A0         ;Pointer to first DCB destination in RAM
556 00008476 43FA0774      LEA     DCB_LST(PC),A1        ;A1 points to DCB info block in ROM
557 0000847A 303C0005      MOVE.W  #5,D0              ;6 DCBs to set up
558 0000847E 323C000F      MOVE.W  #15,D1             ;16 bytes to move per DCB header
559 00008482 10D9         ST_DCB2:  (A1)+,(A0)+        ;Move the 16 bytes of a DCB header
560 00008484 51C9FFFC      DBRA    D1,ST_DCB2          ;from ROM to RAM
561 00008488 3619         MOVE.W  (A1)+,D3            ;Get size of parameter block (bytes)
562 0000848A 3083         MOVE.W  D3,(A0)             ;Store size in DCB in RAM
563 0000848C 41F03002      LEA     2(A0,D3.W),A0        ;A0 points to tail of DCB in RAM

```

```

563 00008490 47E80004      LEA      4(A0),A3      ;A3 contains address of next DCB in RAM
564 00008494 208B         MOVE.L   A3,(A0)      ;Store pointer to next DCB in this DCB
565 00008496 41D3         LEA      (A3),A0      ;A0 now points at next DCB in RAM
566 00008498 51C8FFE4     DBRA     D0,ST_DCB1    ;Repeat until all DCBs set up
567 0000849C 47EBFFFC     LEA      -4(A3),A3      ;Adjust A3 to point to last DCB pointer
568 000084A0 4293         CLR.L    (A3)         ;and force last pointer to zero
569 000084A2 2D7C0008BEC  MOVE.L   #DCB1,CN_IVEC(A6) ;Set up vector to console input DCB
                                004E
570 000084AA 2D7C0008BFE  MOVE.L   #DCB2,CN_OVEC(A6) ;Set up vector to console output DCB
                                0052
571 000084B2 4CDF0F0F     MOVEM.L   (A7)+,A0-A3/D0-D3    ;Restore registers
572 000084B6 4E75         RTS
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604

*****
*
* IO_REQ handles all input/output transactions. A0 points to DCB on
* entry. IO_REQ calls the device driver whose address is in the DCB.
*
*
IO_REQ:  MOVEM.L   A0-A1,-(A7)      ;Save working registers
        LEA      8(A0),A1          ;A1 points to device handler field in DCB
        MOVEM.L   (A1),A1          ;A1 contains device handler address
        JSR      (A1)              ;Call device handler
        MOVEM.L   (A7)+,A0-A1      ;Restore working registers
        RTS
*
*****
*
* CON_IN handles input from the console device
* This is the device driver used by DCB1. Exit with input in D0
*
CON_IN:  MOVEM.L   D1/A1,-(A7)      ;Save working registers
        LEA      12(A0),A1         ;Get pointer to ACIA from DCB
        MOVEM.L   (A1),A1         ;Get address of ACIA in A1
        CLR.B     19(A0)          ;Clear logical error in DCB
CON_I1:  MOVE.B     (A1),D1         ;Read ACIA status
        BTST     #0,D1            ;Test RDRF
        BEQ      CON_I1           ;Repeat until RDRF true
        MOVE.B     D1,18(A0)       ;Store physical status in DCB
        AND.B     #011110100,D1   ;Mask to input error bits
        BEQ.S     CON_I2          ;If no error then skip update
        MOVE.B     #1,19(A0)       ;Else update logical error
        MOVEM.L   2(A1),D0        ;Read input from ACIA
CON_I2:  MOVEM.L   (A7)+,A1/D1     ;Restore working registers
        RTS

```



```

605 *
606 *****
607 *
608 * This is the device driver used by DCB2. Output in D0
609 * The output can be halted or suspended
610 *
611 CON_OUT: MOVEM.L A1/D1-D2, -(A7) ;Save working registers
612 LEA 12(A0), A1 ;Get pointer to ACIA from DCB
613 MOVE.L (A1), A1 ;Get address of ACIA in A1
614 CLR.B 19(A0) ;Clear logical error in DCB
615 MOVE.B (A1), D1 ;Read ACIA status
616 BTST #0, D1 ;Test RDRF bit (any input?)
617 BEQ.S CON_OT3 ;If no input then test output status
618 MOVE.B 2(A1), D2 ;Else read the input
619 AND.B #01011111, D2 ;Strip parity and bit 5
620 CMP.B #WAIT, D2 ;and test for a wait condition
621 BNE.S CON_OT3 ;If not wait then ignore and test O/P
622 MOVE.B (A1), D2 ;Else read ACIA status register
623 BTST #0, D2 ;and poll ACIA until next char received
624 BEQ CON_OT2 ;Repeat
625 BTST #1, D1 ;until ACIA Tx ready
626 BEQ CON_OT1 ;Store status in DCB physical error
627 MOVE.B D1, 18(A0) ;Transmit output
628 MOVE.B D0, 2(A1) ;Restore working registers
629 MOVEM.L (A7)+, A1/D1-D2
630 RTS
631 *
632 *****
633 *
634 * AUX_IN and AUX_OUT are simplified versions of CON_IN and
635 * CON_OUT for use with the port to the host processor
636 *
637 AUX_IN: LEA 12(A0), A1 ;Get pointer to aux ACIA from DCB
638 MOVE.L (A1), A1 ;Get address of aux ACIA
639 BTST #0, (A1) ;Test for data ready
640 BEQ AUX_IN1 ;Repeat until ready
641 MOVE.B 2(A1), D0 ;Read input
642 RTS
643 *
644 AUX_OUT: LEA 12(A0), A1 ;Get pointer to aux ACIA from DCB
645 MOVE.L (A1), A1 ;Get address of aux ACIA
646 BTST #1, (A1) ;Test for ready to transmit
647 BEQ AUX_OT1 ;Repeat until transmitter ready
648 MOVE.B D0, 2(A1) ;Transmit data

```

```

649 0000855C 4E75      RTS
650
651 *****
652 *
653 * GETCHAR gets a character from the console device
654 * This is the main input routine and uses the device whose name
655 * is stored in CN_IVEC. Changing this name redirects input.
656 *
657 GETCHAR:  MOVE.L   A0,-(A7)      ;Save working register
658            MOVE.L   CN_IVEC(A6),A0 ;A0 points to name of console DCB
659            BSR.S    IO_OPEN      ;Open console (get DCB address in A0)
660            BTST     #3,D7        ;D7(3) set if open error
661            BNE.S    GETCH3       ;If error then exit now
662            IO_REQ    ;Else execute I/O transaction
663            AND.B     #$7F,D0      ;Strip msb of input
664            TST.B     U_CASE(A6)   ;Test for upper -> lower case conversion
665            BNE.S    GETCH2       ;If flag not zero do not convert case
666            BTST     #6,D0        ;Test input for lower case
667            BEQ.S    GETCH2       ;If upper case then skip conversion
668            AND.B     #%1101111,D0 ;Else clear bit 5 for upper case conv
669            TST.B     ECHO(A6)     ;Do we need to echo the input?
670            BNE.S    GETCH3       ;If ECHO not zero then no echo
671            BSR.S    PUTCHAR      ;Else echo the input
672            MOVE.L    (A7)+,A0     ;Restore working register
673            RTS                  ;and return
674
675 *****
676 *
677 * PUTCHAR sends a character to the console device
678 * The name of the output device is in CN_OVEC.
679 *
680 PUTCHAR:  MOVE.L   A0,-(A7)      ;Save working register
681            MOVE.L   CN_OVEC(A6),A0 ;A0 points to name of console output
682            BSR.S    IO_OPEN      ;Open console (Get address of DCB)
683            BSR      IO_REQ       ;Perform output with DCB pointed at by A0
684            MOVE.L    (A7)+,A0     ;Restore working register
685            RTS
686
687 *****
688 *
689 * BUFF_IN and BUFF_OUT are two rudimentary input and output routines
690 * which input data from and output data to a buffer in RAM. These are
691 * used by DCB5 and DCB6, respectively.
692 *

```

```

693 000085A0 43E8000C      BUFF_IN:  LEA     12(A0),A1      ;A1 points to I/P buffer
694 000085A4 2451        (A1),A2      ;A2 gets I/P pointer from buffer
695 000085A6 1022        MOVE.B    -(A2),D0    ;Read char from buffer and adjust A2
696 000085A8 228A        MOVE.L    A2,(A1)      ;Restore pointer in buffer
697 000085AA 4E75        RTS
698
699 000085AC 43E8000C      *
700 000085B0 24690004      BUFF_OT:  LEA     12(A0),A1      ;A1 points to O/P buffer
701 000085B4 14C0        (A1),A2      ;A2 gets O/P pointer from buffer
702 000085B6 228A        MOVE.B    D0,(A2)+      ;Store char in buffer and adjust A2
703 000085B8 4E75        MOVE.L    A2,(A1)      ;Restore pointer in buffer
704
705 *****
706 *
707 *   Open - opens a DCB for input or output. IO_OPEN converts the
708 *   name pointed at by A0 into the address of the DCB pointed at
709 *   by A0. Bit 3 of D7 is set to zero if DCB not found
710 *
711 000085BA 48E7F870      IO_OPEN:  MOVEM.L  A1-A3/D0-D4,-(A7)      ;Save working registers
712 000085BE 43E800D0      LEA     FIRST(A6),A1      ;A1 points to first DCB in chain in RAM
713 000085C2 45D1        OPEN1:  LEA     (A1),A2      ;A2 = temp copy of pointer to DCB
714 000085C4 47D0        LEA     (A0),A3      ;A3 = temp copy of pointer to DCB name
715 000085C6 303C0007      MOVE.W    #7,D0      ;Up to 8 chars of DCB name to match
716 000085CA 181A        OPEN2:  MOVE.B    (A2)+,D4      ;Compare DCB name with string
717 000085CC B81B        CMP.B     (A3)+,D4      ;If no match try next DCB
718 000085CE 6608        BNE.S     OPEN3      ;Else repeat until all chars matched
719 000085D0 51C8FF8      DBRA     D0,OPEN2      ;Success - move this DCB address to A0
720 000085D4 41D1        LEA     (A1),A0      ;and return
721 000085D6 6016        BRA.S     OPEN4
722
723 000085D8 000085D8      OPEN3:  EQU     *
724 000085D8 32290010      MOVE.W    16(A1),D1      ;Fail - calculate address of next DCB
725 000085DC 43F11012      LEA     18(A1,D1.W),A1      ;Get parameter block size of DCB
726 000085E0 2251        MOVE.L    (A1),A1      ;A1 now points to next DCB
727 000085E2 B3FC00000000  CMP.L    #0,A1      ;Test for end of DCB chain
728 000085EA 00070008      BNE     OPEN1      ;If not end of chain then try next DCB
729 000085EE 4CDF0E1F      OR.B     #8,D7      ;Else set error flag and return
730 000085F2 4E75        OPEN4:  MOVEM.L  (A7)+,A1-A3/D0-D4      ;Restore working registers
731
732 *****
733 *
734 *   Exception vector table initialization routine
735 *   All vectors not setup are loaded with uninitialized routine vector
736 *
```

```

737 000085F4 41F80008      X_SET:      X_BASE,A0      ;Point to base of exception table
738 000085F8 303C00FD      MOVE.W      #253,D0      ;Number of vectors - 3
739 000085FC 20FC00089E4   X_SET1:      #X_UN,(A0)+    ;Store uninitialized exception vector
740 00008602 51C8FFFB      DBRA        D0,X_SET1    ;Repeat until all entries preset
741 00008606 91C8         SUB.L        A0,A0      ;Clear A0 (points to vector table)
742 00008608 217C000087B4   MOVE.L      #BUS_ER,8(A0) ;Setup bus error vector
           0008
743 00008610 217C000087C2   MOVE.L      #ADD_ER,12(A0) ;Setup address error vector
           000C
744 00008618 217C0000879E   MOVE.L      #IL_ER,16(A0) ;Setup illegal instruction error vect
           0010
745 00008620 217C00008898   MOVE.L      #TRACE,36(A0) ;Setup trace exception vector
           0024
746 00008628 217C00008652   MOVE.L      #TRAP_0,128(A0) ;Setup TRAP #0 exception vector
           0080
747 00008630 217C000087D0   MOVE.L      #BRKPT,184(A0) ;Setup TRAP #14 vector = breakpoint
           00B8
748 00008638 217C00008040   MOVE.L      #WARM,188(A0) ;Setup TRAP #15 exception vector
           00BC
749 00008640 303C0007      MOVE.W      #7,D0        ;Now clear the breakpoint table
750 00008644 41EE00A0      LEA         BP_TAB(A6),A0 ;Point to table
751 00008648 4298         CLR.L        (A0)+    ;Clear an address entry
752 0000864A 4258         CLR.W        (A0)+    ;Clear the corresponding data
753 0000864C 51C8FFFA      DBRA        D0,X_SET2    ;Repeat until all 8 cleared
754 00008650 4E75         RTS
755
756 *****
757 *
758 TRAP_0:      EQU         *
759 00008652 0C010000      CMP.B      #0,D1        ;User links to TS2BUG via TRAP #0
760 00008656 6606      BNE.S      TRAP1      ;D1 = 0 = Get character
761 00008658 6100FF04      BSR        GETCHAR
762 0000865C 4E73         RTE
763 0000865E 0C010001      TRAP1:      CMP.B      #1,D1        ;D1 = 1 = Print character
764 00008662 6606      BNE.S      TRAP2      ;D1 = 2 = Newline
765 00008664 6100FF2A      BSR        PUTCHAR
766 00008668 4E73         RTE
767 0000866A 0C010002      TRAP2:      CMP.B      #2,D1
768 0000866E 6606      BNE.S      TRAP3      ;D1 = 3 = Get parameter from buffer
769 00008670 6100F9FA      BSR        NEWLINE
770 00008674 4E73         RTE
771 00008676 0C010003      TRAP3:      CMP.B      #3,D1
772 0000867A 6606      BNE.S      TRAP4
773 0000867C 6100FB32      BSR        PARAM

```

```

774 00008680 4E73      RTE
775 00008682 0C010004  TRAP4:  CMP.B   #4,D1
776 00008686 6606      BNE.S   TRAP5
777 00008688 6100F9F2  BSR     PSTRING
778 0000868C 4E73      RTE
779 0000868E 0C010005  TRAP5:  CMP.B   #5,D1
780 00008692 6606      BNE.S   TRAP6
781 00008694 6100FAE0  BSR     HEX
782 00008698 4E73      RTE
783 0000869A 0C010006  TRAP6:  CMP.B   #6,D1
784 0000869E 6606      BNE.S   TRAP7
785 000086A0 6100FAF2  BSR     BYTE
786 000086A4 4E73      RTE
787 000086A6 0C010007  TRAP7:  CMP.B   #7,D1
788 000086AA 6606      BNE.S   TRAP8
789 000086AC 6100FAF6  BSR     WORD
790 000086B0 4E73      RTE
791 000086B2 0C010008  TRAP8:  CMP.B   #8,D1
792 000086B6 6606      BNE.S   TRAP9
793 000086B8 6100FAF0  BSR     LONGWD
794 000086BC 4E73      RTE
795 000086BE 0C010009  TRAP9:  CMP.B   #9,D1
796 000086C2 6606      BNE.S   TRAP10
797 000086C4 6100FB48  BSR     OUT2X
798 000086C8 4E73      RTE
799 000086CA 0C01000A  TRAP10: CMP.B   #10,D1
800 000086CE 6606      BNE.S   TRAP11
801 000086D0 6100FB44  BSR     OUT4X
802 000086D4 4E73      RTE
803 000086D6 0C01000B  TRAP11: CMP.B   #11,D1
804 000086DA 6606      BNE.S   TRAP12
805 000086DC 6100FB40  BSR     OUT8X
806 000086E0 4E73      RTE
807 000086E2 0C01000C  TRAP12: CMP.B   #12,D1
808 000086E6 6606      BNE.S   TRAP13
809 000086E8 6100FBA4  BSR     PSPACE
810 000086EC 4E73      RTE
811 000086EE 0C01000D  TRAP13: CMP.B   #13,D1
812 000086F2 6606      BNE.S   TRAP14
813 000086F4 6100F99C  BSR     GETLINE
814 000086F8 4E73      RTE
815 000086FA 0C01000E  TRAP14: CMP.B   #14,D1
816 000086FE 6606      BNE.S   TRAP15
817 00008700 6100F9C6  BSR     TIDY

;D1 = 4 = Print string pointed at by A4

;D1 = 5 = Get a hex character

;D1 = 6 = Get a hex byte

;D1 = 7 = Get a word

;D1 = 8 = Get a longword

;D1 = 9 = Output hex byte

;D1 = 10 = Output hex word

;D1 = 11 = Output hex longword

;D1 = 12 = Print a space

;D1 = 13 = Get a line of text into
;the line buffer

;D1 = 14 = Tidy up the line in the
;line buffer by removing leading
;leading and multiple embedded spaces

```

```

818 00008704 4E73
819 00008706 0C01000F
820 0000870A 6606
821 0000870C 6100F9FC
822 00008710 4E73
823 00008712 0C010010
824 00008716 6606
825 00008718 610015A
826 0000871C 4E73
827 0000871E 4E73
828
829
830
831
832
833
834
835 00008720 4BEE0056
836 00008724 49FA0313
837 00008728 6100F962
838 0000872C 3C3C0007
839 00008730 4205
840 00008732 1005
841 00008734 6100FABE
842 00008738 6100FB54
843 0000873C 5205
844 0000873E 2015
845 00008740 6100FADC
846 00008744 49FA0311
847 00008748 6100F932
848 0000874C 202D0020
849 00008750 6100FACC
850 00008754 6100F916
851 00008758 4BED0004
852 0000875C 51CEFFD4
853 00008760 4BED0020
854 00008764 6100F906
855 00008768 49FA02C6
856 0000876C 6100F90E
857 00008770 201D
858 00008772 6100FAAA
859 00008776 6100F8F4
860 0000877A 49FA02A2
861 0000877E 6100F8FC

TRAP15:
RTE
CMP.B #15,D1
BNE.S TRAP16
BSR EXECUTE
RTE

TRAP16:
CMP.B #16,D1
TRAP17
RESTORE
BSR
RTE

TRAP17:
RTE
*
*****
*
* Display exception frame (D0 - D7, A0 - A6, USP, SSP, SR, PC)
* EX_DIS prints registers saved after a breakpoint or exception
* The registers are saved in TSK_T
*
EX_DIS: LEA TSK_T(A6),A5
LEA MES3(PC),A4
BSR HEADING
MOVE.W #7,D6
CLR.B D5
MOVE.B D5,D0
BSR OUT1X
BSR PSPACE
ADD.B #1,D5
MOVE.L (A5),D0
BSR MES4(PC),A4
LEA PSTRING
BSR.L PSTRING
MOVE.L 32(A5),D0
BSR OUT8X
BSR NEWLINE
LEA 4(A5),A5
DBRA D6,EX_D1
LEA 32(A5),A5
BSR NEWLINE
LEA MES2A(PC),A4
BSR PSTRING
MOVE.L (A5)+,D0
BSR OUT8X
BSR NEWLINE
LEA MES1(PC),A4
BSR PSTRING

;D1 = 15 = Execute the command in
;the line buffer

;D1 = 16 = Call RESTORE to transfer
;the registers in TSK_T to the 68000
;and therefore execute a program

*****
*
* Point to next pair (ie Di, Ai)
* Repeat until all displayed
* Adjust pointer by 8 longwords
* to point to SSP
* Point to "SS ="
* Print it
* Get SSP from frame
* and display it

* Point to 'SR ='
* Print it

```

```

862 00008782 301D      MOVE.W  (A5)+,D0      ;Get status register
863 00008784 6100FA90  BSR      OUT4X      ;Display status
864 00008788 6100F8E2  BSR      NEWLINE
865 0000878C 49FA0299  LEA      MES2(PC),A4      ;Point to 'PC ='
866 00008790 6100F8EA  BSR      PSTRING      ;Print it
867 00008794 201D      MOVE.L  (A5)+,D0      ;Get PC
868 00008796 6100FA86  BSR      OUT8X      ;Display PC
869 0000879A 6000F8D0  BRA      NEWLINE      ;Newline and return
870
871 *****
872 *
873 * Exception handling routines
874 *
875 IL_ER: EQU          *
876 0000879E 2F0C      MOVE.L  A4,-(A7)      ;Illegal instruction exception
877 000087A0 49FA02DF  LEA      MES10(PC),A4      ;Save A4
878 000087A4 6100F8E6  BSR      HEADING      ;Point to heading
879 000087A8 285F      MOVE.L  (A7)+,A4      ;Print it
880 000087AA 6176      BSR.S    GROUP2      ;Restore A4
881 000087AC 6100FF72  BSR      EX_DIS      ;Save registers in display frame
882 000087B0 6000F88E  BRA      WARM          ;Display registers saved in frame
883                          ;Abort from illegal instruction
884
885 BUS_ER: EQU          *
886 000087B4 2F0C      MOVE.L  A4,-(A7)      ;Bus error (group 1) exception
887 000087B6 49FA02A9  LEA      MES8(PC),A4      ;Save A4
888 000087BE 285F      MOVE.L  (A7)+,A4      ;Point to heading
889 000087C0 602C      BRA.S    GROUP1      ;Print it
890                          ;Restore A4
891                          ;Deal with group 1 exception
892
893 ADD_ER: EQU          *
894 000087C2 2F0C      MOVE.L  A4,-(A7)      ;Address error (group 1) exception
895 000087C4 49FA02A9  LEA      MES9(PC),A4      ;Save A4
896 000087CC 285F      MOVE.L  (A7)+,A4      ;Point to heading
897 000087CE 601E      BRA.S    GROUP1      ;Print it
898                          ;Restore A4
899                          ;Deal with group 1 exception
900
901 BRKPT: EQU          *
902 000087D0 48E7FFFE  MOVEM.L  D0-D7/A0-A6,-(A7) ;Deal with breakpoint
903 000087D4 61000180  BSR      BR_CLR      ;Save all registers
904 000087D8 4CDF7FFF  MOVEM.L  (A7)+,D0-D7/A0-A6 ;Clear breakpoints in code
905 000087DC 6144      BSR.S    GROUP2      ;Restore registers
906 000087DE 49FA02B7  LEA      MES11(PC),A4      ;Treat as group 2 exception
907 000087E2 6100F8A8  BSR      HEADING      ;Point to heading
908 000087E6 6100FF38  BSR      EX_DIS      ;Print it
909                          ;Display saved registers

```

Address	Disassembly	Comment
906	BRA	WARM
907		;Return to monitor
908	*	
909	*	GROUP1 is called by address and bus error exceptions
910	*	These are "turned into group 2" exceptions (eg TRAP)
911	*	by modifying the stack frame saved by a group 1 exception
912	GROUP1:	
913	MOVEM.L	D0/A0,-(A7)
914	MOVE.L	18(A7),A0
915	MOVE.W	14(A7),D0
916	CMP.W	-(A0),D0
917	BEQ.S	GROUP1A
918	CMP.W	-(A0),D0
919	BEQ.S	GROUP1A
920	CMP.W	-(A0),D0
921	BEQ.S	GROUP1A
922	SUBQ.L	#2,A0
923	MOVEM.L	A0,18(A7)
924	MOVEM.L	(A7)+,D0/A0
925	LEA	8(A7),A7
926	BSR.S	GROUP2
927	BSR	EX_DIS
928	BRA	WARM
929	*	
930	GROUP2:	*
931	MOVEM.L	A0-A7/D0-D7,-(A7)
932	MOVE.W	#14,D0
933	LEA	TSK_T(A6),A0
934	MOVEM.L	(A7)+,(A0)+
935	DBRA	D0,GROUP2A
936	MOVE.L	USP,A2
937	MOVE.L	A2,(A0)+
938	MOVE.L	(A7)+,D0
939	SUB.L	#10,D0
940	MOVEM.L	D0,(A0)+
941	MOVE.L	(A7)+,A1
942	MOVE.W	(A7)+,(A0)+
943	MOVE.L	(A7)+,D0
944	SUBQ.L	#2,D0
945	MOVEM.L	D0,(A0)+
946	JMP	(A1)
947	*	
948		
949		


```

950 *
951 * GO executes a program either from a supplied address or
952 * by using the data in the display frame
953 GO:      BSR      PARAM      ;Get entry address (if any)
954          TST.B   D7          ;Test for error in input
955          BEQ.S   G01          ;If D7 zero then OK
956          LEA     ERMS1(PC),A4 ;Else point to error message,
957          BRA     PSTRING      ;print it and return
958          TST.L   D0          ;If no address entered then get
959          BEQ.S   G02          ;address from display frame
960          MOVE.L   D0,TSK_T+70(A6) ;Else save address in display frame
961          MOVE.W   #$2700,TSK_T+68(A6) ;Store dummy status in frame
962          BRA.S   RESTORE      ;Restore volatile environment and go
963 *
964 GB:      BSR      BR_SET      ;Same as go but presets breakpoints
965          BRA.S   GO          ;Execute program
966 *
967 * RESTORE moves the volatile environment from the display
968 * frame and transfers it to the 68000's registers. This
969 * re-runs a program suspended after an exception
970 *
971 RESTORE: LEA     TSK_T(A6),A3 ;A3 points to display frame
972          LEA     74(A3),A3    ;A3 now points to end of frame + 4
973          LEA     4(A7),A7     ;Remove return address from stack
974          MOVE.W   #36,D0      ;Counter for 37 words to be moved
975          MOVE.W   -(A3),-(A7) ;Move word from display frame to stack
976          DBRA     D0,REST1    ;Repeat until entire frame moved
977          MOVEM.L  (A7)+,D0-D7 ;Restore old data registers from stack
978          MOVEM.L  (A7)+,A0-A6 ;Restore old address registers
979          LEA     8(A7),A7     ;Except SSP/USP - so adjust stack
980          RTE
981 *
982 TRACE:   EQU     *          ;TRACE exception (rudimentary version)
983          MOVE.L   MES12(PC),A4 ;Point to heading
984          BSR      HEADING    ;Print it
985          BSR      GROUP1     ;Save volatile environment
986          BSR      EX_DIS     ;Display it
987          BRA     WARM        ;Return to monitor
988 *
989 *****
990 * Breakpoint routines: BR_GET gets the address of a breakpoint and
991 * puts it in the breakpoint table. It does not plant it in the code.
992 * BR_SET plants all breakpoints in the code. NOBR removes one or all
993 * breakpoints from the table. KILL removes breakpoints from the code.

```

```

994 *
995 BR_GET: BSR PARAM
996 TST.B D7
997 BEQ.S BR_GET1
998 LEA ERMES1(PC),A4
999 BRA PSTRING
1000 BR_GET1: LEA BP_TAB(A6),A3
1001 MOVE.L D0,A5
1002 MOVE.L D0,D6
1003 MOVE.W #7,D5
1004 MOVE.L (A3)+,D0
1005 BR_GET3
1006 TST.L D6
1007 BEQ.S BR_GET4
1008 MOVE.L A5,-4(A3)
1009 MOVE.W (A5), (A3)
1010 CLR.L D6
1011 BR_GET3: OUT8X
1012 NEWLINE
1013 BR_GET4: LEA 2(A3),A3
1014 DBRA D5,BR_GET2
1015 RTS
1016 *
1017 BR_SET: EQU *
1018 LEA BP_TAB(A6),A0
1019 LEA TSK_T+70(A6),A2
1020 MOVE.L (A2),A2
1021 MOVE.W #7,D0
1022 MOVE.L (A0)+,D1
1023 BR_SET1: BR_SET2
1024 CMP.L A2,D1
1025 BEQ.S BR_SET2
1026 MOVE.L D1,A1
1027 MOVE.W #TRAP_14,(A1)
1028 LEA 2(A0),A0
1029 DBRA D0,BR_SET1
1030 RTS
1031 *
1032 NOBR: EQU *
1033 BSR PARAM
1034 TST.B D7
1035 BEQ.S NOBR1
1036 LEA ERMES1(PC),A4
1037 BRA PSTRING
;Get breakpoint address in table
;Test for input error
;If no error then continue
;Else display error
;and return
;A6 points to breakpoint table
;Save new BP address in A5
;and in D6 because D0 gets corrupted
;Eight entries to test
;Read entry from breakpoint table
;If not zero display existing BP
;Only store a non-zero breakpoint
;Store new breakpoint in table
;Save code at BP address in table
;Clear D6 to avoid repetition
;Display this breakpoint
;Step past stored op-code
;Repeat until all entries tested
;Return
;Plant any breakpoints in user code
;A0 points to BP table
;A2 points to PC in display frame
;Now A2 contains value of PC
;Up to eight entries to plant
;Read breakpoint address from table
;If zero then skip planting
;Don't want to plant BP at current PC
;Location, so skip planting if same
;Transfer BP address to address reg
;Plant op-code for TRAP #14 in code
;Skip past op-code field in table
;Repeat until all entries tested
;Clear one or all breakpoints
;Get BP address (if any)
;Test for input error
;If no error then skip abort
;Point to error message
;Display it and return

```

```

1038 00008920 4A80      NOBR1:      TST.L      D0      ;Test for null address (clear all)
1039 00008922 6720      BEQ.S      NOBR4      ;If no address then clear all entries
1040 00008924 2240      MOVE.L     D0,A1      ;Else just clear breakpoint in A1
1041 00008926 41EE00A0  LEA       BP_TAB(A6),A0    ;A0 points to BP table
1042 0000892A 303C0007  MOVE.W     #7,D0          ;Up to eight entries to test
1043 0000892E 2218      MOVE.L     (A0)+,D1      ;Get entry and
1044 00008930 41E80002  LEA       2(A0),A0        ;skip past op-code field
1045 00008934 B289      CMP.L     A1,D1          ;Is this the one?
1046 00008936 6706      BEQ.S      NOBR3          ;If so go and clear entry
1047 00008938 51C8FFFF  DBRA      D0,NOBR2        ;Repeat until all tested
1048 0000893C 4E75      RTS
1049 0000893E 42A8FFFA  NOBR3:     CLR.L     -6(A0) ;Clear address in BP table
1050 00008942 4E75      RTS
1051 00008944 41EE00A0  NOBR4:     LEA       BP_TAB(A6),A0    ;Clear all 8 entries in BP table
1052 00008948 303C0007  MOVE.W     #7,D0          ;Eight entries to clear
1053 0000894C 4298      CLR.L     (A0)+          ;Clear breakpoint address
1054 0000894E 4258      CLR.W     (A0)+          ;Clear op-code field
1055 00008950 51C8FFFA  DBRA      D0,NOBR5        ;Repeat until all done
1056 00008954 4E75      RTS
1057 *
1058 00008956      BR_CLR:   EQU       *      ;Remove breakpoints from code
1059 00008956 41EE00A0  LEA       BP_TAB(A6),A0    ;A0 points to breakpoint table
1060 0000895A 303C0007  MOVE.W     #7,D0          ;Up to eight entries to clear
1061 0000895E 2218      BR_CLR1:  MOVE.L     (A0)+,D1      ;Get address of BP in D1
1062 00008960 2241      MOVE.L     D1,A1          ;and put copy in A1
1063 00008962 4A81      TST.L     D1             ;Test this breakpoint
1064 00008964 6702      BEQ.S      BR_CLR2        ;If zero then skip BP clearing
1065 00008966 3290      MOVE.W     (A0),(A1)      ;Else restore op-code
1066 00008968 41E80002  LEA       2(A0),A0        ;Skip past op-code field
1067 0000896C 51C8FFFF  DBRA      D0,BR_CLR1      ;Repeat until all tested
1068 00008970 4E75      RTS
1069 *
1070 * REG_MOD modifies a register in the display frame. The command
1071 * format is REG <reg> <value>. E.g. REG D3 1200
1072 *
1073 00008972 4281      REG_MOD:  CLR.L     D1      ;D1 to hold name of register
1074 00008974 41EE0040  LEA       BUFFPT(A6),A0    ;A0 contains address of buffer pointer
1075 00008978 2050      MOVE.L     (A0),A0        ;A0 now points to next char in buffer
1076 0000897A 1218      MOVE.B     (A0)+,D1      ;Put first char of name in D1
1077 0000897C E159      ROL.W     #8,D1          ;Move char one place left
1078 0000897E 1218      MOVE.B     (A0)+,D1      ;Get second char in D1
1079 00008980 41E80001  LEA       1(A0),A0        ;Move pointer past space in buffer
1080 00008984 2D480040  MOVE.L     A0,BUFFPT(A6)  ;Update buffer pointer
1081 00008988 4282      CLR.L     D2             ;D2 is the character pair counter

```

```

1082 0000898A 41FA0122      LEA      REGNAME(PC),A0
1083 0000898E 43D0          LEA      (A0),A1
1084 00008990 B258          CMP.W      (A0)+,D1
1085 00008992 6712          BEQ.S      REG_MD2
1086 00008994 5282          ADD.L      #1,D2
1087 00008996 0C8200000013 CMP.L      #19,D2
1088 0000899C 66F2          BNE      REG_MD1
1089 0000899E 49FA0137      LEA      ERMES1(PC),A4
1090 000089A2 6000F6D8      BRA      PSTRING
1091 000089A6 43EE0056      REG_MD2: LEA      TSK_T(A6),A1
1092 000089AA E582          ASL.L      #2,D2
1093 000089AC 0C8200000048 CMP.L      #72,D2
1094 000089B2 6602          BNE.S      REG_MD3
1095 000089B4 5582          SUB.L      #2,D2
1096 000089B6 45F12000      REG_MD3: LEA      (A1,D2),A2
1097 000089BA 2012          MOVE.L      (A2),D0
1098 000089BC 6100F860      BSR      OUT8X
1099 000089C0 6100F6AA      BSR      NEWLINE
1100 000089C4 6100F7EA      BSR      PARAM
1101 000089C8 4A07          TST.B      D7
1102 000089CA 6708          BEQ.S      REG_MD4
1103 000089CC 49FA0109      LEA      ERMES1(PC),A4
1104 000089D0 6000F6AA      BRA      PSTRING
1105 000089D4 0C8200000044 REG_MD4: CMP.L      #68,D2
1106 000089DA 6704          BEQ.S      REG_MD5
1107 000089DC 2480          MOVE.L      D0,(A2)
1108 000089DE 4E75          RTS
1109 000089E0 3480          REG_MD5: MOVE.W      D0,(A2)
1110 000089E2 4E75          RTS
1111
1112 *****
1113 *
1114 X_UN: EQU      *
1115 000089E4 49FA0157      LEA      ERMES6(PC),A4
1116 000089E8 6100F692      BSR      PSTRING
1117 000089EC 6100FD32      BSR      EX_DIS
1118 000089F0 6000F64E      BRA      WARM
1119
1120 *****
1121 *
1122 * All strings and other fixed parameters here
1123 *
1124 000089F4 545342554720 BANNER: DC.B      'TSBUG 2 Version 23.07.86',0,0
322056657273

```

```

;A0 points to string of character pairs
;A1 also points to string
;Compare a char pair with input
;If match then exit loop
;Else increment match counter
;Test for end of loop
;Continue until all pairs matched
;If here then error
;Display error and return
;A1 points to display frame
;Multiply offset by 4 (4 bytes/entry)
;Test for address of PC
;If not PC then all is OK
;else dec PC pointer as Sr is a word
;Calculate address of entry in disptable
;Get old contents
;Display them

;Get new data
;Test for input error
;If no error then go and store data
;Else point to error message
;print it and return
;If this address is the SR then
;we have only a word to store
;Else store new data in display frame

;Store SR (one word)

```

```

;Uninitialized exception vector routine
;Point to error message
;Display it
;Display registers
;Abort

```

```

696F6E203233
2E30372E3836
0000
1125 00008A0E 0D0A3F00 CRLF: DC.B CR,LF,'?',0
1126 00008A12 0D0A53310000 HEADER: DC.B CR,LF,'S','1',0,0
1127 00008A18 533920200000 TAIL: DC.B 'S9',0,0
1128 00008A1E 20535220203D MES1: DC.B 'SR' = ,0
202000
1129 00008A27 20504320203D MES2: DC.B 'PC' = ,0
202000
1130 00008A30 20535320203D MES2A: DC.B 'SS' = ,0
202000
1131 00008A39 202044617461 MES3: DC.B 'Data reg Address reg',0,0
207265672020
202020202041
646472657373
207265670000
1132 00008A57 202020202020 MES4: DC.B ',0,0
20200000
1133 00008A61 427573206572 MES8: DC.B 'Bus error',0,0
726F72202020
0000
1134 00008A6F 416464726573 MES9: DC.B 'Address error',0,0
73206572726F
722020200000
1135 00008A81 496C6C656761 MES10: DC.B 'Illegal instruction',0,0
6C20696E7374
72756374696F
6E200000
1136 00008A97 427265616B70 MES11: DC.B 'Breakpoint',0,0
6F696E742020
0000
1137 00008AA5 547261636520 MES12: DC.B 'Trace',0
202000
1138 00008AAE 443044314432 REGNAME: DC.B 'D0D1D2D3D4D5D6D7'
443344344435
44364437
1139 00008ABE 413041314132 DC.B 'A0A1A2A3A4A5A6A7'
413341344135
41364137
1140 00008ACE 53535352 DC.B 'SSSR'
1141 00008AD2 5043202000 DC.B 'PC',0
1142 00008AD7 4E6F6E2D7661 ERMES1: DC.B 'Non-valid hexadecimal input',0
6C6964206865

```

[illegible]

```

1167 00008B92 5452414E      'TRAN'
1168 00008B96 FFFFF8C8      TM-COMTAB
1169 00008B9A 0402          4,2
1170 00008B9C 4E4F4252      'NOBR'
1171 00008BA0 FFFFFDAC      NOBR-COMTAB
1172 00008BA4 0402          4,2
1173 00008BA6 44495350      'DISP'
1174 00008BAA FFFFFBEC      EX_DIS-COMTAB
1175 00008BAE 0402          4,2
1176 00008BB0 474F2020      'GO'
1177 00008BB4 FFFFFCEA      GO-COMTAB
1178 00008BB8 0402          4,2
1179 00008BBA 42524754      'BGT'
1180 00008BBE FFFFFD48      BR_GET-COMTAB
1181 00008BC2 0402          4,2
1182 00008BC4 504C414E      'PLAN'
1183 00008BC8 FFFFFD86      BR_SET-COMTAB
1184 00008BCC 0404          4,4
1185 00008BCE 4B494C4C      'KILL'
1186 00008BD2 FFFFFDF2      BR_CLR-COMTAB
1187 00008BD6 0402          4,2
1188 00008BD8 47422020      'GB'
1189 00008BDC FFFFFD0A      GB-COMTAB
1190 00008BE0 0403          4,3
1191 00008BE2 52454720      'REG'
1192 00008BE6 FFFFFE0E      REG_MOD-COMTAB
1193 00008BEA 0000          0,0
1194
1195 *****
1196 *
1197 * This is a list of the information needed to setup the DCBs
1198 *
1199 *****
1200 00008BEC DCB_LST: EQU *
1201 00008BEC 434F4E5F494E DCB1: 'CON_IN' ;Device name (8 bytes)
1202 2020
1203 00008BF4 000084CA0001 CON_IN,ACIA_1
1204 0040
1205 00008BFC 0002 DC.W 2
1206 00008BFE 434F4E5F4F55 DCB2: 'CON_OUT' ;Number of words in parameter field
1207 5420
1208 00008C06 000084FA0001 CON_OUT,ACIA_1
1209 0040
1210 00008C0E 0002 DC.W 2
1211 00008C10 4155585F494E DCB3: 'AUX_IN'
1212 2020

```

;and is exited by ESC,E.
 ;NOBR <address> removes the breakpoint
 ;at <address> from the BP table. If
 ;no address is given all BPs are removed.
 ;DISP displays the contents of the
 ;pseudo registers in TSK_T.
 ;GO <address> starts program execution
 ;at <address> and loads regs from TSK_T
 ;BGT puts a breakpoint in the BP
 ;table - but not in the code
 ;PLAN puts the breakpoints in the code
 ;KILL removes breakpoints from the code
 ;GB <address> sets breakpoints and
 ;then calls GO.
 ;REG <reg> <value> loads <value>
 ;into <reg> in TASK_T. Used to preset
 ;registers before a GO or GB

```

1207 00008C18 0000853A0001 DC.L AUX_IN,ACIA_2
      0041
1208 00008C20 0002 DC.W 2
1209 00008C22 4155585F4F55 DCB4: DC.B 'AUX_OUT '
      5420
1210 00008C2A 0000854C0001 DC.L AUX_OUT,ACIA_2
      0041
1211 00008C32 0002 DC.W 2
1212 00008C34 425546465F49 DCB5: DC.B 'BUFF_IN '
      4E20
1213 00008C3C 000085A00000 DC.L BUFF_IN,BUFFER
      02D0
1214 00008C44 0002 DC.W 2
1215 00008C46 425546465F4F DCB6: DC.B 'BUFF_OUT'
      5554
1216 00008C4E 000085AC0000 DC.L BUFF_OT,BUFFER
      02D0
1217 00008C56 0002 DC.W 2
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241

```

* DCB structure

	0 ->	DCB name
*	8 ->	Device driver
*	12 ->	Device address
*	16 ->	Size of param block
*	18 ->	Status
*		logical physical s
*		
*	18+S ->	Pointer to next DCB

Lines: 1241, Errors: 0, Warnings: 0.

A program may be executed by the command **GB** <address> or by **GB**. If an address is supplied, a jump to that address is made; otherwise the program counter is loaded from the value stored in **TSK.T**. In the latter case, all address and data registers (except **SSP**) are loaded from the **TSK.T**. In both cases, the breakpoints are set prior to execution. A **TRAP #14** is placed at the address pointed at by each breakpoint and the instruction that was at the address is saved in the breakpoint table.

When a breakpoint is encountered, the volatile environment is displayed and all breakpoints are cleared. Execution can be continued from the breakpoint by entering the command **GB**.



SUMMARY

Throughout this book, we have looked at various aspects of the 68000, from its programming model to its exception-handling mechanism. In this chapter, we have considered some of the practical problems of systems design and testing, and have applied the lessons learned elsewhere to design a basic single board, 68000-based microcomputer. This microcomputer, the **TS2**, has a monitor that permits it to receive input from a terminal, modify the input, debug it, and then run it.

The monitor presented in this chapter is not intended as an optimum monitor for the 68000 microprocessor but as an extended tutorial in 68000 assembly language programming. In particular, it is designed to demonstrate one of the more interesting ways of executing input or output transactions. The monitor provides a strong measure of device-independent I/O by means of device control blocks, **DCBs**.




PROBLEMS

1. What facilities or attributes make a microcomputer easy to test?
2. What facilities or attributes make a microcomputer difficult to test?
3. Why are closed-loop systems harder to test and debug than open-loop systems?
4. What additional logic and circuitry would be required to make a single-board 68000 microcomputer testable by turning it into an open-loop system? Assume that the **SBC** has a 96-pin connector that can be connected to external test equipment.
5. A microcomputer card can be designed to be “self-testing.” For example, the CPU runs a program that tests its instruction set by executing a section of code in **ROM**, using only internal read/write storage, and then compares the result with a prestored value. Then the CPU tests the read/write memory and finally any peripherals.
 - a. Design a program to test the 68000’s instruction set.
 - b. Write a program to test read/write memory.
 - c. How do you think that peripherals may be self-tested?
 - d. What additional hardware is required for these tests?
6. Describe how a logic analyzer is used to test and debug a 68000-based single-board computer. What are the limitations of a logic analyzer?
7. Signature analysis is used in production-line testing because it provides only a go/no-go result. Show how a signature analyzer can be built into a single-board computer to perform a test following a reset. If the test fails, it is repeated twice (by reasserting **RESET***). If the test continues to fail, a front panel **LED** is lit.

8. Suppose that the single-board computer, TS2, is to be mass produced and that it is necessary to reduce the parts count. If the single-step feature is omitted and fusible logic (PAL, etc.) used wherever possible, how far can the chip count of TS2 be reduced?
9. A designer wishes to produce an entirely general-purpose 68000 board and one of the design specifications requires that the memory (both ROM and read/write) and peripherals should have software programmable addresses; that is, all addressable devices must be capable of being relocated under software control. To do this, the address decoders must be reprogrammable. Of course, ROM must be assigned to the reset vector area following a reset in order to set up the system. Design the logic required to implement this system.
10. A watchdog circuit generates an interrupt every T seconds. However, the system executes a program that resets the watchdog timer at least once every T seconds. Because the timer is reset before it times-out and generates an interrupt, the processor is never interrupted by the watchdog timer. If, however, the processor hangs up for any reason, the timer times-out and the processor is reset. In this way, it is forced out of its hang-up state. Design a watchdog timer for a 68000 system.
11. The bus interface of TS2 is designed to make TS2 a master in a 68000 system. Consequently, the TS2 module can access the bus or it can be forced off the bus whenever its BGACK* input is asserted. TS2 cannot act as a slave and be accessed by another master. Redesign TS2 so that it can be a slave and its ROM/RAM and peripherals accessed from the system bus.
12. Some of the functions not implemented by TS2MON are
 - (1) A move command that copies a block of memory from Address_1 through Address_2 to start at Address_3.
 - (2) A fill command that fills a block of memory from Address_1 through Address_2 with a constant. The command should be able to use byte, word, or longword constants.
 - (3) A test command that tests read/write memory in the region from Address_1 through Address_2.
 Design a subroutine to implement these functions.
13. Design a simple monitor that runs itself continually as a background task and will also execute a task as a background job; that is, executing GO<address> invokes a multitasking kernel that switches between the monitor itself and the task invoked by the GO command. Assume that a constant stream of interrupts is available from a timer.
14. Why is design for test a desirable feature of a computer system?
15. Describe some of the ways in which a 68000 single-board computer can be designed to make it easier to test.
16. What is signature analysis and under what circumstances is it used?
17. Under what circumstances is it a good idea to free-run the 68000?
18. How can the 68000 be made to free-run?
19. What type of errors are likely to occur during the breadboard construction of a basic single-board computer?
20. Describe tests that can be carried out to detect the errors described in Problem 8.
21. Suppose you wanted to design a highly reliable computer system that uses three 68000s operating in parallel. If the output of one disagrees with that of the others, it is disregarded. This is called *triple modular redundancy* and is widely used as the basis of reliable systems. In addition to the 68000 CPU themselves, control, memory, and I/O must be duplicated.
 Unfortunately, the preceding system contains a logical flaw and cannot operate as described. What is the flaw? (*Hint:* It involves time). How could a reliable system be designed to overcome this flaw?
22. Rewrite TS2MON in C.


APPENDIX



Summary of the 68000 Instruction Set



Programming Model



Effective Addressing Mode Categories

Type	Mode	Register	Generation	Assembler Syntax
Data Register Direct	000	reg. no.	EA = Dn	Dn
Address Register Direct	001	reg. no.	EA = An	An
Register Indirect	010	reg. no.	EA = (An)	(An)
Postincrement Register Indirect	011	reg. no.	EA = (An), An ← An + N	(An) +
Predincrement Register Indirect	100	reg. no.	EA = An - N, EA ← (An)	(An)
Register Indirect With Offset	101	reg. no.	EA = (An) + d16	d16(An)
Indirect Register Indirect With Offset	110	reg. no.	EA = (An) + (Xn) + d8	d8(An, Xn)
Absolute Short	111	000	EA = (Next Word)	xxx
Absolute Long	111	001	EA = (Next Two Words)	xxxxxx
PC Relative With Offset	111	010	EA = (PC) + d16	d16(PC)
PC Relative With Index and Offset	111	011	EA = (PC) + (Xn) + d8	d8(PC, Xn)
Immediate	111	100	Data = Next Word(s)	#xxx
Quick Immediate	—	—	Inherent Data	#xxx (1-8)
Implied Register	—	—	EA = SR, USP, SR, PC	—

NOTES

- EA = Effective Address
- d8 = Eight bit Offset (displacement)
- d16 = Sixteen bit Offset (displacement)
- An = Address Register
- Dn = Data Register
- Xn = Address or Data Register used as Index Register
- PC = Program Counter
- SR = Status Register
- () = Contents of
- + = Replaces

Condition Code Computations

Operations	X	N	Z	V	C	Special Definition
NEG	*	*	?	?	?	$V = D_m \oplus R_m, C = D_m \oplus R_m$
NEGX	*	*	?	?	?	$V = D_m \oplus R_m, C = D_m \oplus R_m$
BTST BCHG, BSET, BCLR	—	—	?	—	—	$Z = Z \oplus R_m, \dots, RQ$
ASL	*	*	?	?	?	$V = D_m \oplus (D_m - 1) + \dots + D_m - 1$ $C = D_m - 1 + 1$
ASL (r=0)	—	*	U	0	0	
LSL, ROLX	*	*	?	?	?	$C = D_m - r + 1$
LSR (r=0)	—	*	?	?	?	
ROXL (r=0)	—	*	?	?	?	$C = X$
ROL	*	*	?	?	?	$C = D_m - r + 1$
ROL (r=0)	—	*	?	?	?	
ASR, LSR	*	*	?	?	?	$C = D_m - 1$
ROXR	*	*	?	?	?	
ASR, LSR (r=0)	—	*	?	?	?	
ROXR (r=0)	—	*	?	?	?	
ROR	*	*	?	?	?	$C = X$
ROR (r=0)	—	*	?	?	?	$C = D_m - 1$

NOTES

- Rm = Result operand
- Sm = Source Operand
- Dm = Destination operand
- r = shift count
- U = most significant bit
- X = most significant bit
- ?- See Special Definition

Operations	X	N	Z	V	C	Special Definition
ABCD	*	U	?	?	?	$C = \text{Decimal Carry}$ $Z = Z \oplus R_m, \dots, RQ$
ADD, ADDI, ADDX	*	*	?	?	?	$V = S_m \oplus D_m \oplus R_m + S_m \oplus D_m \oplus R_m$ $C = S_m \oplus D_m \oplus R_m + S_m \oplus D_m \oplus R_m$
AND, ANDI, ANDX, OR, ORI, ORX, CLR, EXT, NOT, TAST, TST	*	*	?	?	?	$V = S_m \oplus D_m \oplus R_m + S_m \oplus D_m \oplus R_m$ $C = S_m \oplus D_m \oplus R_m + S_m \oplus D_m \oplus R_m$
CHK	—	*	?	?	?	
SUB, SUBI, SUBQ	*	*	?	?	?	$V = S_m \oplus D_m \oplus R_m + S_m \oplus D_m \oplus R_m$ $C = S_m \oplus D_m \oplus R_m + S_m \oplus D_m \oplus R_m$
SUBX	*	*	?	?	?	$C = S_m \oplus D_m \oplus R_m + S_m \oplus D_m \oplus R_m$ $Z = Z \oplus R_m, \dots, RQ$
CMP, CMPI, CMPM	*	*	?	?	?	$V = S_m \oplus D_m \oplus R_m + S_m \oplus D_m \oplus R_m$ $C = S_m \oplus D_m \oplus R_m + S_m \oplus D_m \oplus R_m$
DIVS, DIVU	*	*	?	?	?	$V = \text{Division Overflow}$
MULS, MULL	*	*	?	?	?	
SBCD, NBCD	*	U	?	?	?	$C = \text{Decimal Borrow}$ $Z = Z \oplus R_m, \dots, RQ$


Addressing Modes

Mnemonic	Size	Address Mode	Dn	An	(An)	(An) +	-(An)	d(g)(An)	d(g)(An,Xn)	Abs.W	Abs.L	d(g)(PC)	d(g)(PC,Xn)	Immed	Op Code Bit Pattern	Boolean	Condition Codes
ABCD	B	S = On d = 2	2	5											1111 11 5432 1098 7654 3210	10 + 50 + X → d	XNZVC *U*U*
ADD	BW	S = On d = 2	2	4	2	12	2	12	2	14	4	16	4	8	1100 RRR1 0000 0rrr 1101 RRR1 0000 1rrr 1101 DDD1 SSSE EEEE 1101 DDD1 SSSE EEEE	d + On → d Dn + s → On Dn + s → On Dn + s → On	*****
ADD	L	S = On d = 2	2	8	2	20	2	20	2	24	8	28	4	16	1101 DDD1 10EE EEEE 1101 DDD1 10EE EEEE 1101 DDD1 10EE EEEE 1101 AAA1 11EE EEEE	An → s → An Dn + s → On Dn + s → On Dn + s → On	*****
ADD	W	S = On d = 2	2	8	2	12	2	12	2	14	4	16	4	8	1101 AAA1 11EE EEEE 0000 0110 SSSE EEEE	d + # → d	*****
ADD	BW	S = imm d = 4	4	16	4	16	4	16	4	20	8	24	4	16	0101 0000 SSSE EEEE	d + # → d	*****
ADD	BW	S = imm3 d = 2	2	8	2	12	2	12	2	14	4	16	4	8	1101 RRR1 SS00 0rrr 1101 RRR1 SS00 1rrr 1101 RRR1 1000 0rrr 1101 RRR1 1000 1rrr	d + s + X → d	*****
AND	L	S = - (An) d = 2	2	8	2	12	2	12	2	14	4	16	4	8	1100 DDD1 SSSE EEEE 1100 DDD1 SSSE EEEE 1100 DDD1 10EE EEEE 1100 DDD1 10EE EEEE	d-and-Dn → d Dn-and-Dn → On Dn-and-Dn → On Dn-and-Dn → On	*****
AND	BW	S = imm d = 4	4	16	4	16	4	16	4	20	8	24	4	16	0000 0010 SSSE EEEE	d-and-# → d	*****
AND	L	S = imm d = 2	2	8	2	12	2	12	2	14	4	16	4	8	0000 0010 0011 1100	s-and-CCR → CCR	*****
AND	BW	S = imm d = 2	2	8	2	12	2	12	2	14	4	16	4	8	0000 0010 0111 1100	s-and-SR → SR	*****
AND	L	S = imm d = 2	2	8	2	12	2	12	2	14	4	16	4	8	1110 QQQ1 SS00 0000 1110 QQQ1 1010 0000 1110 QQQ1 1000 0000 1110 QQQ1 11EE EEEE	C ← Left X ← Right	*****
ASL, ASR	W	count = 1 d = 2	2	16	4	16	4	16	4	20	8	24	4	16			*****
Bcc	B	d = 2	2	12	2	12	2	12	2	14	4	16	4	8	0110, CCCC PPPP PPPP	If cc true, then PC + disp → PC	*****
Bchg	B	bit# = On d = 2	2	12	2	12	2	12	2	14	4	16	4	8	0000 rrr1 01EE EEEE 0000 1000 01EE EEEE 0000 rrr1 01EE EEEE 0000 1000 01EE EEEE	'bit#' d d → Z 'bit#' d d → Z 'bit#' d d → Z 'bit#' d d → Z	*****
Bclr	B	bit# = On d = 2	2	12	2	12	2	12	2	14	4	16	4	8	0000 rrr1 10EE EEEE 0000 1000 10EE EEEE 0000 rrr1 10EE EEEE 0000 1000 10EE EEEE	'bit#' d d → Z 0 → 'bit#' d d 0 → 'bit#' d d 0 → 'bit#' d d	*****
Bra	B	d = 2	2	12	2	12	2	12	2	14	4	16	4	8	0000 rrr1 10EE EEEE 0000 1000 10EE EEEE 0000 rrr1 10EE EEEE 0000 1000 10EE EEEE	PC + disp → PC	*****
Bset	B	bit# = On d = 2	2	12	2	12	2	12	2	14	4	16	4	8	0000 rrr1 11EE EEEE 0000 1000 11EE EEEE 0000 rrr1 11EE EEEE 0000 1000 11EE EEEE	'bit#' d d → Z 1 → 'bit#' d d 1 → 'bit#' d d 1 → 'bit#' d d	*****
Bsr	B	bit# = imm d = 4	4	16	4	16	4	16	4	20	8	24	4	16	0000 1000 11EE EEEE 0110 0000 PPPP PPPP	PC + disp → PC	*****
BTST	B	bit# = On d = 2	2	12	2	12	2	12	2	14	4	16	4	8	0000 rrr1 11EE EEEE 0000 1000 11EE EEEE 0000 rrr1 11EE EEEE 0000 1000 11EE EEEE	'bit#' d d → Z 1 → 'bit#' d d 1 → 'bit#' d d 1 → 'bit#' d d	*****
Cmp	W	d = On (signed) d = 2	2	16	4	16	4	16	4	20	8	24	4	16	0110 0001 PPPP PPPP	PC → (SP), PC + disp → PC	*****
Cmp	BW	d = On (signed) d = 2	2	8	2	12	2	12	2	14	4	16	4	8	0000 rrr1 00EE EEEE 0000 1000 00EE EEEE 0000 rrr1 00EE EEEE 0000 1000 00EE EEEE	'bit#' d d → Z	*****
Cmp	L	d = On (signed) d = 2	2	8	2	12	2	12	2	14	4	16	4	8	0000 rrr1 00EE EEEE 0000 1000 00EE EEEE 0000 rrr1 00EE EEEE 0000 1000 00EE EEEE	'bit#' d d → Z	*****
Cmp	W	d = On (signed) d = 2	2	16	4	16	4	16	4	20	8	24	4	16	0100 DDD1 10EE EEEE	If Dn < 0 or Dn > (bound), then trap	*****
Cmp	BW	d = On (signed) d = 2	2	8	2	12	2	12	2	14	4	16	4	8	0100 0010 SSSE EEEE	0 → d	*****
Cmp	L	d = On (signed) d = 2	2	8	2	12	2	12	2	14	4	16	4	8	1011 DDD0 SSSE EEEE	Dn-s	*****
Cmp	W	d = On (signed) d = 2	2	16	4	16	4	16	4	20	8	24	4	16	1011 AAA1 11EE EEEE	An-s	*****
Cmp	BW	d = On (signed) d = 2	2	8	2	12	2	12	2	14	4	16	4	8	1011 AAA1 11EE EEEE	d-s	*****
Cmp	L	d = On (signed) d = 2	2	8	2	12	2	12	2	14	4	16	4	8	0000 1100 SSSE EEEE	d-s	*****

Instruction	Size	Address Mode	#	Dn	An	(An)	(An) +	-(An)	d16(An)	d16(An,Xn)	Abus.W	Abus.L	d16(PC)	d16(PC,Kn)	s = Immediate d = SR CC	Opcode Bit Pattern	Condition Codes X N Z V C
MOVBC	L	s = imm8 d = Dn	2	4	2	<74	2	<76	4	<80	4	<82	4	<80	4	5432 1098 7654 3210 Dn ← Dn	*****
MULLS	W	d = Dn	2	<70	2	<74	2	<76	4	<80	4	<82	4	<80	4	0110 0001 1100 0000 Dn ← Dn	*****
MULU	W	d = Dn	2	<70	2	<74	2	<76	4	<80	4	<82	4	<80	4	0110 0001 1100 0000 Dn ← Dn	*****
NBDD	B	d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 1000 0000 0000 Dn ← Dn	*****
NEG	B	d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 1000 0000 0000 Dn ← Dn	*****
NEGX	L	d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0100 0000 0000 Dn ← Dn	*****
NEGX	L	d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
NOT	B	d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0110 0111 0001 Dn ← Dn	*****
NOT	B	d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0110 0111 0001 Dn ← Dn	*****
OR	L	s = Dn d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0110 0111 0001 Dn ← Dn	*****
OR	L	s = Dn d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0110 0111 0001 Dn ← Dn	*****
ORI	B	s = imm8 d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ORI	B	s = imm8 d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ORC	B	s = imm8 d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ORC	B	s = imm8 d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
PCRR	W	s = imm8 d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
PCRR	W	s = imm8 d = Dn	2	6	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
RESET	B	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2	14	4	16	4	18	4	16	4	0100 0000 0000 0000 Dn ← Dn	*****
ROL	W	count = 1 d = Dn	2	132	2	12	2</										

General Notes:	Op Code Bit Pattern Codes:	Condition Code Notation:
* Word Only	A Address Register Number	* Set according to result of operation
# Number of Bytes in Instruction	C Test Condition	- Not affected by operation
~ Execution Time in Clock Periods	D Data Register Number	0 Cleared
\$ Source (\$10 = base 10 operand)	E Destination Effective Address	1 Set
d Destination (\$10 = base 10 operand)	e Source Effective Address	U Undefined after operation
< Value is Maximum Number		Other — See Special Definition

Status Register





*Denotes reserved bits, read only as 0


Interrupt Encoding

Priority	IPL2 I 0 Control Lines	Requested Interrupt Level	Status Reg. Int. Mask (I2/I1/I0)	Recognized Interrupt Level
Highest	LLL	7	111	7
*	LLH	6	110	7
*	LHL	5	101	6,7
*	LHH	4	100	5-7
*	HLL	3	011	4-7
*	H LH	2	010	3-7
*	HHL	1	001	2-7
Lowest	HHH	None	000	1-7


Instruction Operation Word General Format



Single-Effective-Address Instruction Operation Word




Double-Effective-Address Instruction Operation Word




Reference Classification

Function Code Output	Reference Class	Function Code Output	Reference Class
FC2 FC1 FC0		FC2 FC1 FC0	
0 0 0	(Unassigned)	1 0 0	(Unassigned)
0 0 1	User Data	1 0 1	Supervisor Data
0 1 0	User Program	1 1 0	Supervisor Program
0 1 1	(Unassigned)	1 1 1	Interrupt Acknowledge

Exception Vector Format




Peripheral Vector Number Format




Where
v7 is the MSB of the Vector Number
v0 is the LSB of the Vector Number

Address Translated from 8-Bit Vector Number



Supervisor Stack Order for Bus or Address Error Exception



R/W (read/write): write = 0, read = 1
I/N (instruction not): instruction = 0, not = 1

Exception Grouping and Priority

Group	Exception	Processing
0	Reset Address Error Bus Error	Exception processing begins within two clock cycles.
1	Trace Interrupt Illegal Privilege	Exception processing begins before the next instruction.
2	TRAP, TRAPV, CHK Zero Divide	Exception processing is started by normal instruction execution.

Exception Vector Assignment

Vector Number(s)	Address			Assignment
	Dec	Hex	Space ⁶	
0	0	000	SP	Reset: Initial SSP2
1	4	004	SP	Reset: Initial PC2
2	8	008	SD	Bus Error
3	12	00C	SD	Address Error
4	16	010	SD	Illegal Instruction
5	20	014	SD	Zero Divide
6	24	018	SD	CHK Instruction
7	28	01C	SD	TRAPV Instruction
8	32	020	SD	Privilege Violation
9	36	024	SD	Trace
10	40	028	SD	Line 1010 Emulator
11	44	02C	SD	Line 1111 Emulator
12 ¹	48	030	SD	(Unassigned, Reserved)
13 ¹	52	034	SD	(Unassigned, Reserved)
14	56	038	SD	Format Error ⁵
15	60	03C	SD	Uninitialized Interrupt Vector
16-23 ¹	64	040	SD	(Unassigned, Reserved)
	95	05F	—	—
24	96	060	SD	Spurious Interrupt ³
25	100	064	SD	Level 1 Interrupt Autovector
26	104	068	SD	Level 2 Interrupt Autovector
27	108	06C	SD	Level 3 Interrupt Autovector
28	112	070	SD	Level 4 Interrupt Autovector
29	116	074	SD	Level 5 Interrupt Autovector
30	120	078	SD	Level 6 Interrupt Autovector
31	124	07C	SD	Level 7 Interrupt Autovector
32-47	128	080	SD	TRAP Instruction Vectors ⁴
	191	0BF	—	—
48-63 ¹	192	0C0	SD	(Unassigned, Reserved)
	255	0FF	—	—
64-255	256	100	SD	User Interrupt Vectors
	1023	3FF	—	—

NOTES

- Vector numbers 12, 13, 16 through 23, and 48 through 63 are reserved for future enhancements by Motorola. No user peripheral devices should be assigned these numbers.
- Reset vector (0) requires four words, unlike the other vectors which only require two words, and is located in the supervisor program space.
- The spurious interrupt vector is taken when there is a bus error indication during interrupt processing.
- Trap #n uses vector number 32 + n.
- MC68010, MC68012 only.
This vector is unassigned, reserved on the MC68000, and MC68008.
- SP denotes supervisor program space, and SD denotes supervisor data space.

Exception Processing Execution Times

Exception	Periods
Address Error	50(4.7)
Bus Error	50(4.7)
CHK Instruction	44(5.4) *
Divide by Zero	42(5.4)
Illegal Instruction	34(4.3)
Interrupt	64(5.9) *
Privilege Violation	34(4.3)
RESET**	60(6.0)
Trace	34(4.3)
TRAP Instruction	38(4.4)
TRAPV Instruction	34(4.3)

* Add effective address calculation time

** The interrupt acknowledge cycle is assumed to take four clock periods.


*** Indicates the time from when RESET and HALT are first sampled as negated to when instruction execution starts.

Conditional Tests

Mnemonic	Condition	Encoding	Test
T	true	0000	1
F	false	0001	0
HI	high	0010	C > Z
LS	low or same	0011	C < Z
CC(HS)	carry clear	0100	C̄
CS(LO)	carry set	0101	C
NE	not equal	0110	Z̄
EQ	equal	0111	Z
VC	overflow clear	1000	V̄
VS	overflow set	1001	V
PL	plus	1010	N̄
MI	minus	1011	N
GE	greater or equal	1100	N-V = N-V
LT	less than	1101	N-V = N-V
GT	greater than	1110	N-V-Z = N-V-Z
LE	less or equal	1111	Z + N-V = N-V

Pin Assignments

64-Pin Dual-in-Line Package




Operation Code Map

Bits 15 through 12	Operation	Bits 15 through 12	Operation
0000	Bit Manipulation-MOVEP Immediate	1000	OR DIV SBCD
0001	Move Byte	1001	SUB SUBX
0010	Move Long	1010	(Unassigned)
0011	Move Word	1011	CMP/ECR
0100	Miscellaneous	1100	AND MUL ABCD EXG
0101	ADDQ/SUBQ Scc DBcc	1101	ADD ADDX
0110	Bcc BSR	1110	Shift/Rotate
0111	MOVEQ	1111	(Unassigned)

Pin Assignments
68-Pin Grid Array

K	NC	FC2	FC0	A1	A3	A4	A6	A7	A9	NC
J	BERR	IPL0	FC1	NC	A2	A5	A8	A10	A11	A14
H	E	IPL2	IPL1					A13	A12	A16
G	VMA	VPA							A15	A17
F	HALT	RESET				BOTTOM			A18	A19
E	CLK	GND				VIEW			VCC	A20
D	BR	VCC							GND	A21
C	BGACK	BG	RW					D13	A23	A22
B	DTACK	UDS	UDS	D0	D3	D6	D9	D11	D14	D15
A	NC	AS	D1	D2	D4	D5	D7	D8	D10	D12
	1	2	3	4	5	6	7	8	9	10

68-Terminal Chip Carrier



Powers of 16, Powers of 2

16 ^m m =	2 ⁿ n =	Value	16 ^m m =	2 ⁿ n =	Value
0	0	1	4	16	65,536
	1	2		17	131,072
	2	4		18	262,144
	3	8		19	524,288
1	4	16	5	20	1,048,576
	5	32		21	2,097,152
	6	64		22	4,194,304
	7	128		23	8,388,608
2	8	256	6	24	16,777,216
	9	512		25	33,554,432
	10	1,024		26	67,108,864
	11	2,048		27	134,217,728
3	12	4,096	7	28	268,435,456
	13	8,192		29	536,870,912
	14	16,384		30	1,073,741,824
	15	32,768		31	2,147,483,648
			8	32	4,294,967,296

ASCII Character Set (7-Bit Code)								
MS Dig.	0	1	2	3	4	5	6	7
LS Dig.	0	1	2	3	4	5	6	7
0	NUL	DLE	SP	0	@	P	.	p
1	SOH	DC1	!	1	A	Q	a	q
2	STX	DC2	"	2	B	R	b	r
3	ETX	DC3	#	3	C	S	c	s
4	EOT	DC4	\$	4	D	T	d	t
5	ENQ	NAK	%	5	E	U	e	u
6	ACK	SYN	&	6	F	V	f	v
7	BEL	ETB	'	7	G	W	g	w
8	BS	CAN	(8	H	X	h	x
9	HT	EM)	9	I	Y	i	y
A	LF	SUB	*		J	Z	j	z
B	VT	ESC	+		K	[k	{
C	FF	FS	,		L	\	l	
D	CR	GS	-		M]	m	~
E	SO	RS	>		N	^	n	_
F	SI	US	/		O	_	o	DEL

Hexadecimal and Decimal Conversion


How to use:

Conversion to Decimal: Find the decimal weights for corresponding hexadecimal characters beginning with the least significant character. The sum of the decimal weights is the decimal value of the hexadecimal number.

Conversion to Hexadecimal: Find the highest decimal value in the table which is lower than or equal to the decimal number to be converted. The corresponding hexadecimal character is the most significant. Subtract the decimal value found from the decimal number to be converted. With the difference repeat the process to find subsequent hexadecimal characters.

23	Byte				16	15	Byte				8	7	Byte			
23	Char	20	19	Char	16	15	Char	12	11	Char	8	7	Char	4	3	Char
Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex	Dec	Hex
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	1,048,576	1	65,536	1	4,096	1	256	1	16	1	1	1	1	1	1	1
2	2,097,152	2	131,072	2	8,192	2	512	2	32	2	2	2	2	2	2	2
3	3,145,728	3	196,608	3	12,288	3	768	3	48	3	3	3	3	3	3	3
4	4,194,304	4	262,144	4	16,384	4	1,024	4	64	4	4	4	4	4	4	4
5	5,242,880	5	327,680	5	20,480	5	1,280	5	80	5	5	5	5	5	5	5
6	6,291,456	6	393,216	6	24,576	6	1,536	6	96	6	6	6	6	6	6	6
7	7,340,032	7	458,752	7	28,672	7	1,792	7	112	7	7	7	7	7	7	7
8	8,388,608	8	524,288	8	32,768	8	2,048	8	128	8	8	8	8	8	8	8
9	9,437,184	9	589,824	9	36,864	9	2,304	9	144	9	9	9	9	9	9	9
A	10,485,760	A	655,360	A	40,960	A	2,560	A	160	A	A	A	A	A	A	A
B	11,534,336	B	720,896	B	45,056	B	2,816	B	176	B	B	B	B	B	B	B
C	12,582,912	C	786,432	C	49,152	C	3,072	C	192	C	C	C	C	C	C	C
D	13,631,488	D	851,968	D	53,248	D	3,328	D	208	D	D	D	D	D	D	D
E	14,680,064	E	917,504	E	57,344	E	3,584	E	224	E	E	E	E	E	E	E
F	15,728,640	F	983,040	F	61,440	F	3,840	F	240	F	F	F	F	F	F	F

Motorola reserves the right to make changes to this product. Although this information has been carefully reviewed and is believed to be reliable, Motorola does not assume any liability arising out of its use.



ABOUT THE CD-ROM

We have provided with this book a CD containing software, appendices, and some useful background information. All this material is designed to run on a PC (some software runs under DOS, some under Windows 3.1, and some requires Windows 95).

The CD also includes a directory called VIEWERS that contains:

1. a program to install Adobe Acrobat, which lets you read files in .PDF format
2. a program to install a viewer for documents in Word's .DOC format
3. a program to install a slide show viewer that runs PowerPoint presentations.

The software on the CD consists of three components: a 68000 cross-assembler and simulator package, a cross-compiler for C, and a demo version of Chronology's Timing Designer. The 68000 simulator runs under DOS and was written by Paul Lambert at the University of Teesside to support teaching in the School of Computing and Mathematics. This package enables you to assemble a 68000 assembly language program, and to execute it line by line on a simulated 68000. You can observe the contents of the 68000's registers and memory locations as the code is executed. The simulator also allows you to direct all screen output to a file so that you can keep a record of laboratory sessions.

The C cross-compiler was supplied by Intermetrics (now Tasking). This is a DOS-based system that generates 68000 assembly language from a C program. The cross-compiler supports the material in Chapter 3 where we discuss the relationship between a high-level language and the machine on which the compiled code is to run. This software is easy to use: you just enter `C68332 MYFILE.C -NO -I -Q` and the cross-compiler cross-compiles "MYFILE.C" to create a listing file with the assembled code (there are more details on the CD).

The appendices on the CD in the directory USERDOCS are the 68000's instruction set, details of some of the 68020's new instructions, and the user's manual for the 68000 simulator. I prepared these three documents using PageMaker and saved them in .PDF format. We have included a copy of Adobe's Acrobat reader on the CD to enable you to read these files.

In Chapters 4 and 5 we describe the timing diagrams used to interface a CPU to external memory and peripherals. The Chronology Corporation has created a remarkable piece of software called Timing Designer that simplifies the analysis of timing diagrams. Essentially, Timing Designer is a graphical spread-sheet for timing diagrams. Chronology's demonstration version of their software enables you to create, modify, and analyze timing diagrams. This demonstration version of Timing Designer includes many of the features of the commercial product, but you cannot save your work to disk. The software is in the directory TIMEVIEW and must be installed on your hard disk. TIMEVIEW also contains a tutorial that describes the operation of Timing Designer.

A picture is said to be worth a thousand words. An animated sequence is worth even more. Because figures in a book are static, it is sometimes difficult to convey the

sequence of actions that are carried out during the execution of a process or operation. I have used Microsoft's PowerPoint presentation package to create two presentations: one on timing diagrams and one on addressing modes. These presentations are in the directory SLIDES. Unless you have PowerPoint you will have to install the PowerPoint reader in VIEWERS. Note that this software requires Windows 95.

Many semiconductor manufactures provide data sheets and application notes. It is this material that I have used as the primary information source for this book. Manufacturers are now beginning to put such material on CDs, and several have allowed me to include their data sheets and application notes on this CD. All the material is relevant to microprocessor systems design and is in .PDF format.

Professors like to modify my end-of-chapter problems. Some might change the parameters in a particular problem, or they may extend my problems, or they may add new ones of their own. The problems are in Word for Windows .DOC format (you can install a suitable viewer in VIEWERS) and can be loaded and modified to suit your own purposes.



ACKNOWLEDGMENTS

The TimingViewer software and documentation included on this CD-ROM were reproduced with the permission of Chronology Corporation.

The Intertools Compiler software and documentation included on this CD-ROM were reproduced with the permission of Tasking Inc. The Intertools Compiler is part of The Intertools Solution Demo Kit developed by Intermetrics Microsystems Software, a division of Tasking Inc. (www.tasking.com).

The Lattice Semiconductor Data Book, Handbook, and ISP Manual included on this CD-ROM were reproduced with the permission of Lattice Semiconductor Corporation.

The Hitachi application notes and data sheets included on this CD-ROM were reproduced with the permission of Hitachi Europe Ltd.


The Integrated Device Technology application notes and data sheets included on this CD-ROM were reproduced with the permission of Integrated Device Technology (IDT).



COPYRIGHT INFORMATION

Windows is a copyright of Microsoft Corporation.

©1997 PWS Publishing Company
20 Park Plaza
Boston, MA 02116
www.pws.com
info@pws.com



BIBLIOGRAPHY


- Antonakos, J.L. *The 68000 Microprocessor*. Englewood Cliffs, N.J.: Prentice-Hall, 1996.
- Bacon, J. *The Motorola MC68000: An Introduction to Processor, Memory and Interfacing*. Englewood Cliffs, N.J.: Prentice-Hall, 1986.
- Barringer, D., Leong, R., and Novell, P. "Modernize Your Memory Subsystem Design." *EDN* (February 5, 1996): 83-92.
- Beaston, J., and Tetrick, R.S. "Designers Confront Metastability in Boards and Buses." *Computer Design* (March 1, 1986): 67-71.
- Borrill, P.L. "MicroStandards Special Feature: A Comparison of 32-bit Buses." *IEEE Micro*, Vol. 5 (December 1985): 71-79.
- Borrill, P.L. "Objective Comparison of 32-bit Buses." *Microprocessors and Microsystems*, Vol. 10, No. 2 (March 1986): 94-100.
- Bramer, B., and Bramer, S. *MC68000 Assembly Language Programming*, 2d ed. Edward Arnold, 1991.
- Breeding, K.J. *Microprocessor System Design Fundamentals*. Englewood Cliffs, N.J.: Prentice-Hall, 1995.
- Brown, G., and Harper, K. *MC68008 Minimum Configuration System*. Application Note AN897, Motorola, Inc., 1984.
- Cahill, S.J. *C for the Microprocessor Engineer*. Hemel Hempstead, England: Prentice-Hall, 1994.
- Carter, E.M., and Bonds, A.B. "A 68000-Based System for Only \$200." *Byte* (January 1984): 403-416.
- Circello J., et al. "The Superscalar Architecture of the MC68060." *IEEE Micro*, (April 1995): 10-21.
- Clements, A. "A Microprocessor for Teaching Computer Technology." *Computer Bulletin*, Vol. 2, Part 1 (March 1986): 14-16.
- Clements, A. *68000 Family Assembly Language*. Boston, Mass.: PWS, 1994.
- Clements, A. *Microcomputer Design and Construction*. Englewood Cliffs, N.J.: Prentice-Hall, 1982.
- Clements, A. *Microprocessor Interfacing and the 68000: Peripherals and Systems*. New York: Wiley, 1989.
- Clements, A. *Microprocessor Support Chips Sourcebook*. New York: McGraw-Hill, 1992.

- Clements, A. *68000 Sourcebook*. New York: McGraw-Hill, 1990.
- Coffron, J.W. *Using and Troubleshooting the MC68000*. Reston, Va.: Reston Publishing, 1982.
- Coombs, T. "The VMEbus Specification—A Critique." *Electronic Product Design* (August 1987): 39–41; (September 1987): 75–76; (November 1987): 74.
- Cornejo, C., and Lee, R. "Comparing IBM's Micro Channel and Apple's NuBus." *Byte* (1986 Extra Edition): 83–92.
- Davies, R. *Prioritized Individually Vectored Interrupts for Multiple Peripheral Systems with the MC68000*. Application Note AN819, Motorola Inc., 1981.
- Del Corso, D., Kirrman, H., and Nicoud, J.D. *Microcomputer Buses and Links*. New York: Academic Press, 1986.
- Dr. Dobb's Journal. *Dr. Dobb's Toolbook of 68000 Programming*. Englewood Cliffs, N.J.: Prentice-Hall, 1986.
- Eccles, W.J. *Microprocessor Systems: A 16-Bit Approach*. Reading, Mass.: Addison-Wesley, 1985.
- Edenfield, R.W., et al. "The 68040 Processor: Part 1, Design and Implementation." *IEEE Micro*, Vol. 10, No. 1 (February 1990): 66–78.
- Edenfield, R.W., et al. "The 68040 Processor: Part 2, Memory Design and Chip Verification." *IEEE Micro*, Vol. 10, No. 3 (June 1990): 22–35.
- Fischer, W. "IEEE P1014—A Standard for the High-Performance VME Bus." *IEEE Micro* (February 1985): 31–41.
- Ford, W., and Topp, W. *MC68000 Assembly Language and Systems Programming*. Lexington, Mass.: D. C. Heath, 1987.
- Foster, C.C. *Real-Time Programming—Neglected Topics*. Reading, Mass.: Addison-Wesley, 1981.
- Gillet, W.D. *An Introduction to Engineered Software*. Orlando, Fla.: Holt, Rinehart & Winston, 1982.
- Gorsline, G.W. *Assembly and Assemblers: The Motorola MC68000 Family*. Englewood Cliffs, N.J.: Prentice-Hall, 1988.
- Groves, S. "Balancing RAM Access Time and Clock Rate Maximizes Microprocessor Throughput." *Computer Design* (July 1980): 118–126.
- Harman, L.T. *The Motorola MC68020 and MC68030 Microprocessors. Assembly Language, Interfacing and Design*. Englewood Cliffs, N.J.: Prentice-Hall, 1989.
- Harper, K. *A Terminal Interface, Printer Interface, and Background Printing for an MC68000-Based System Using the 68681 DUART*. Application Note AN899, Motorola Inc., 1984.
- Heath, W.S. *Real-Time Software Techniques*. New York: Van Nostrand Reinhold, 1991.
- Hilf, W., and Nausch, A. *MC68000 Familie: Teil 1, Grundlagen und Architektur*. Munich, Germany: Te-wi Verlag, 1984.
- Jalut, P. *Circuits Périphériques de la Famille 68000*. Paris, France: Editions Eyrolles, 1985.
- Jalut, P. *The 68000 Hardware and Software*. London, England: Macmillan, 1985.

- Kane, G., et al. *68000 Assembly Language Programming*. New York: Osborne/McGraw-Hill, 1986.
- Kelly-Bootle, S. *68000 Programming by Example*. Carmel, Ind.: Howard W. Sams, 1988.
- Khu, A. "FPCs and PLDs Simplify VME Bus Control." *EDN* (October 2, 1978):
- King, T., and Knight, B. *Programming the M68000*. Reading, Mass.: Addison-Wesley, 1986.
- Krutz, R.L. *Interfacing Techniques in Digital Design with Emphasis on Microprocessors*. New York: Wiley, 1988.
- Kumanoya, M., Ogawa, T., and Inoue, K. "Advances in DRAM Interfaces." *IEEE Micro* (December 1995): 30–36.
- Laws, D.A., and Levy, R.J. *Use of the Am26LS29, 30, 31 and 32 Quad Driver/Receiver Family in EIA RS-422 and 423 Applications*. Advanced Micro Devices Application Note, June 1978.
- Lenk, J.D. *How to Troubleshoot and Repair Microcomputers*. Reston, Va.: Reston Publishing, 1980.
- Leventhal, L., and Cordes, F. *Assembly Language Subroutines for the 68000*. New York: McGraw-Hill, 1989.
- Lipovski, G.J. *16- and 32-bit Microcomputer Interfacing: Programming Examples in C and M68000 Family Assembly Language*. Englewood Cliffs, N.J.: Prentice-Hall, 1990.
- Lipovski, G.J. *Object-Oriented Interfacing to 16-Bit Microcontrollers*, 3d ed. Englewood Cliffs, N.J.: Prentice-Hall, 1993.
- MacGregor, D., and Mothersole, D.S. "Virtual Memory and the MC68010." *IEEE Micro*, Vol. 3 (June 1983): 24–39.
- MacGregor, D.; Mothersole, D.S.; and Moyer, B. *The Motorola MC68020*. Motorola Inc. AR217 [reprinted from *IEEE Micro*, Vol. 4, No. 4 (August 1984): 101–118].
- McCabe, F.G. *High-Level Programmer's Guide to the 68000*. Hemel Hempstead, England: Prentice-Hall, 1992.
- McCartney, D. *An MC68040-Based Zero Wait State Evaluation System*. Application Note AN444, Motorola Inc., 1991.
- Micron Technology, Inc. *Maximizing EDO Advantages at the System Level*. Micron Design Line, Vol. 3, Issue 2, 2Q94, Micron Technology, Inc., 1994.
- Micron Technology, Inc. *Reduce DRAM Cycle Times with Extended Data-Out*. Application Note TN-04-21, Micron Technology, Inc., 1995.
- Miller, M.A. *The 68000 Microprocessor Family*. New York: Merril, 1992.
- Mimar, T. *Programming and Designing with the 68000 Family*. Englewood Cliffs, N.J.: Prentice-Hall, 1991.
- Mitchell, R. *Resetting MCUs*. Engineering Bulletin EB413, Motorola Inc., 1993.
- Morton, M. "68000 Tricks and Traps." *Byte*, Vol. 11, No. 9 (September 1986): 163–172.
- Motorola Inc. *A Discussion of Interrupts for the MC68000*. Application Note AN1012, Motorola Inc.
- Motorola Inc. *DRAM Controller for the MC68340*. Application Note AN1063, Motorola Inc., 1990.

- Motorola Inc. *Educational Computer Board User's Manual*. Austin, Tex.: Motorola Inc., 1982.
- Motorola Inc. *High Performance Memory Design Technique for the MC68000*. Application Note AN838, Motorola Inc., 1982.
- Motorola Inc. *The Interrupt Controlling Capabilities of the MC68901 and the MC68230*. Application Note AN975, Motorola Inc., 1988.
- Motorola Inc. *MC68000 16/32-bit Microprocessor*. Note AD1814R6, Motorola Inc., 1985.
- Motorola Inc. *MC68000 16/32-bit Microprocessors Reference Manual*. Englewood Cliffs, N.J.: Prentice-Hall, 1986.
- Motorola Inc. *MC68010 Microprocessor Prototype Board*. Application Note AN996, Motorola Inc., 1988.
- Motorola Inc. *MC68020 and MC68881 Platform Board for Evaluation in a 16-bit System*. Application Note AN944, Motorola, Inc., 1987.
- Motorola Inc. *MC68020 Minimum System Configuration*. Application Note AN1015, Motorola Inc., 1989.
- Motorola Inc. *An MC68030 32-bit High Performance Minimum System*. Application Note ANE426, Motorola Inc., 1989.
- Motorola Inc. *MC68040 Benchmark Board*. Application Note AN435, Motorola Inc., 1990.
- Motorola Inc. *MC68230 Parallel Interface/Timer*. AD1860R2, Motorola Inc., 1983.
- Motorola Inc. *MC68451 Memory Management Unit*. Motorola Inc., April 1983.
- Motorola Inc. *MC68881 Floating-Point Coprocessor as a Peripheral in an M68000 System*. Application Note AN947, Motorola Inc., 1987.
- Motorola Inc. *MC68HC000-Based CMOS Computer*. Application Note AN988, Motorola Inc., 1987.
- Motorola Inc. *M68000 vs. iAPX86 Benchmark Performance*. Note BR150, Motorola Inc.
- Motorola Inc. *A Microcomputer System Bus Technical Comparison*. Note BR172, Motorola Inc., 1984.
- Motorola Inc. *32-bit Computer Design Using 68020/68881/68851*. Application Note AN994RE, Motorola Inc., 1987.
- Motorola Inc. *Reflecting on Transmission Line Effects*. Application Note AN1061, Motorola Inc., 1990.
- Motorola Inc. *Transmission Line Effects in PCB Applications*. Application Note AN1051, Motorola Inc.
- Peterson, W.D. *The VMEbus Handbook: A User's Guide to the IEEE 1014 and IEC 821 Microcomputer Bus*. Scottsdale, Ariz.: VMEbus International Trade Association, 1989.
- Protopapas, D.A. *Microcomputer Hardware Design*. Englewood Cliffs, N.J.: Prentice-Hall, 1988.
- Ralston, J. *MC68040 Benchmark Board*. Application Note AN435, Motorola Inc., 1990.
- Ripps, D., and Mushinsky, B. "Benchmarks Contrast 68020 Cache-Memory Operations." *EDN* (August 8, 1985): 177-202.

- Scanlon, L.J. *The 68000: Principles and Programming*. Carmel, Ind.: Howard W. Sams, 1981.
- Scherer, V.A., and Peterson, W.G. *The MC68230 Parallel Interface/Timer Provides an Effective Printer Interface*. Application Note AN854, Motorola Inc.
- Shin, Y.S. *Live Insertion Considerations for Philips TTL Bus-Interface Logic Devices*. Philips Semiconductors (May 1992).
- Shooman, M.L. *Software Engineering*. New York: McGraw-Hill, 1983.
- Starnes, T.W. *Design Philosophy Behind Motorola's MC68000*. Note AR208, Motorola Inc.
- Stone, H.S. *Microprocessor Interfacing*. Reading, Mass.: Addison-Wesley, 1982.
- Tan, B.T.G., "Generalized Protocol for Parallel-Port Handshaking." *Microprocessors and Microsystems*, Vol. 13, No. 9 (November 1989): 597–606.
- Treibel, S., and Singh, A. *The 68000 Microprocessor: Architecture, Software and Interfacing Techniques*. Englewood Cliffs, N.J.: Prentice-Hall, 1986.
- Treibel, W.A and Singh, A. *The 68000 and 68020 Microprocessors: Architecture, Software and Interfacing Techniques*. Englewood Cliffs, N.J.: Prentice-Hall, 1991.
- Veronis, A. *The 68000 Microprocessor*. New York: Van Nostrand Reinhold, 1988.
- VMEbus International Trade Association. *The VMEbus Specification*. Scottsdale, Ariz.: VMEbus International Trade Association, 1989.
- Voelzke, H. "Der mc-68000 Computer." *MC Magazine* (November 1984): 116–128; (December 1985): 50–72; (January 1985): 50–53.
- Wakerly, J.F. *Microprocessor Architecture and Programming: The 68000 Family*. New York: Wiley, 1989.
- West, T. *Dual-Ported RAM for the MC68000 Microprocessor*. Application Note AN881, Motorola Inc.
- West, T. *A High Performance MC68000L12 System with No Wait States*. Application Note AN868, Motorola Inc.
- Wilcox, A.D. *68000 Microcomputer Systems: Designing and Troubleshooting*. Englewood Cliffs, N.J.: Prentice-Hall, 1987.
- Williams, S. *68030 Assembly Language Reference*. Reading, Mass.: Addison-Wesley, 1988.
- Witten, I.H. "The New Microprocessors." *IEE Proceedings*, Vol. 128, Part E, No. 5 (September 1981): 197–204.
- Yu-Cheng Liu. *The M68000 Microprocessor Family: Fundamentals of Assembly Language Programming and Interface Design*. Englewood Cliffs, N.J.: Prentice-Hall, 1991.
- Zehr, G. "Memory Management Units for 68000 Architectures." *Byte*, Vol. 11, No. 12 (December 1986): 127–135.



INDEX

- 68000, 68010, 68020, 68040, 68060
 - instructions
 - ABCD, 47, 59
 - ADD, 27, 47, 56
 - ADDA, 47, 56
 - ADDI, 47, 56
 - ADDQ, 47, 56
 - ADDX, 47, 56–57
 - AND, 47, 61
 - ANDI, 47, 61
 - ASL, 47, 62
 - ASR, 47, 62
 - Bcc, 47, 67–68, 86
 - BCHG, 47, 64
 - BCLR, 47, 64
 - BFCHG, 91–92
 - BFCLR, 91–92, 94
 - BFEXTS, 91–92
 - BFEXTU, 91–92, 96, 98–100
 - BFFFO, 91–92, 95–96
 - BFINS, 91–92, 96, 98–99
 - BFSET, 91–92
 - BFTST, 91–92
 - BRA, 47, 67, 69–70, 86
 - BSET, 47, 64
 - BSR, 47, 75, 81, 86
 - BTST, 47, 64
 - CALLM, 88, 557, 558
 - CAS, 88
 - CAS2, 88
 - CHK, 47, 73, 86, 463
 - CHK2, 86–88, 505
 - CLR, 47, 57
 - CMP, 47, 65–66
 - CMP2, 86, 87–88
 - CMPA, 47, 65–66
 - CMPI, 47, 65–66
 - CMPM, 47, 65–66
 - cp TRAPcc, 506
 - DBcc, 47, 67–68, 70–72
 - DIVS, 47, 57, 83
 - DIVU, 47, 57–58, 83–86
 - DIVUL, 85
 - effect of, on CCR, 47–49
 - EOR, 47, 61
 - EORI, 48, 61
 - EQU, 18, 150
 - EXG, 48, 55
 - EXT, 48, 59, 88
 - EXTB, 88
 - JMP, 48, 69–70, 76
 - JSR, 48, 81
 - LEA, 48, 52–54, 88, 138
 - LINK, 48, 86, 138–42
 - LSL, 48, 62
 - LSR, 48, 62
 - MOVE, 27–28, 30, 46, 48
 - MOVE16, 610, 620
 - MOVE CCR, 81, 493–94
 - MOVE SR, 46, 48, 82, 456
 - MOVE to CCR, 46, 48
 - MOVE USP, 48, 50, 454
 - MOVEA, 31, 46, 48
 - MOVEC, 495
 - MOVEM, 48, 50
 - MOVEP, 48, 50–52
 - MOVEQ, 48, 50
 - MOVES, 495–96
 - MULS, 48, 58, 83
 - MULU, 48, 58, 83–85
 - NBCD, 48, 59
 - NEG, 48, 58
 - NEGX, 48, 58
 - NOP, 48, 73
 - NOT, 48, 61
 - OR, 48, 61
 - ORI, 48, 61
 - PACK, 88–90
 - PEA, 49, 54–55, 136, 141
 - RESET, 49, 73, 456
 - ROL, 38, 49, 62
 - ROR, 49, 62
 - ROXL, 49, 62
 - ROXR, 49, 62
 - RTE, 49, 73, 455–56, 459, 507–8
 - RTM, 88
 - RTR, 49, 81
 - RTS, 49, 73, 76, 81
 - SBCD, 49, 59
 - Scc, 49, 72–73
 - STOP, 49, 73, 456, 468
 - SUB, 49, 58
 - SUBA, 49, 58
 - SUBI, 49, 58
 - SUBQ, 49, 58
 - SUBX, 49, 58
 - SWAP, 49, 55
 - TAS, 49, 73–74, 797–98
 - TRAP, 49, 464, 467
 - TRAPcc, 107–10, 465, 503–5
 - TRAPV, 49, 74, 465
 - TST, 49
 - UNLK, 49, 138–42
 - UNPK, 88–90
 - 68000 and memory parameters
 - t_{AS1} , 226, 227, 236, 237
 - t_{ASRV} , 236, 237
 - t_{AVRL} , 236, 237
 - t_{AVSL} , 226, 227, 236, 237
 - t_{CHADZ} , 226, 227, 236, 237
 - t_{CHDOI} , 236, 237
 - t_{CHFCV} , 226, 227
 - t_{CHRH} , 226, 227, 236, 237
 - t_{CHSL} , 226, 227, 236, 237
 - t_{CHZ} , 232
 - t_{CH} , 226, 227
 - t_{CLAV} , 226, 227, 232, 236, 237
 - t_{CLDO} , 236, 237
 - t_{CLSH} , 226, 227, 232, 236, 237
 - t_{CL} , 226, 227
 - t_{cyc} , 225, 226, 227, 232, 237
 - t_{DALDI} , 226, 227
 - t_{DIDL} , 226, 227, 232
 - t_{DOSL} , 236, 237
 - t_{FCVSL} , 226, 227
 - t_{RLDO} , 236, 237
 - t_{RLSL} , 236, 237
 - t_{SHAZ} , 236, 237
 - t_{SHDAH} , 226, 227, 236, 237
 - t_{SHDI} , 226, 227, 232
 - t_{SHDOI} , 236, 237
 - t_{SHRH} , 236, 237
 - $t_{SL(W)}$, 236, 237
 - t_{SL} , 226, 227, 236, 237
 - 68020 and memory parameters
 - t_{acc} , 271, 275
 - t_{CHAV} , 277, 278
 - t_{CHSL} , 275
 - t_{CLSH} , 271, 275
 - t_{cyc} , 275
 - t_{DIDL} , 271, 275
 - t_{DVSA} , 277
 - t_{SNAI} , 277, 278
 - t_{SNDI} , 277
 - t_{SWAW} , 277, 278
 - t_{SWA} , 271, 272, 275
 - 68000 and memory signals
 - AS*, 208, 211–12, 213, 223–24, 226–27, 228, 231, 232, 235–36, 488–90
 - BERR*, 206, 210, 443, 446, 453, 487–91, 541, 890–93
 - BG*, 211–13
 - BGACK*, 211–13
 - BR*, 211–13
 - DS*, 235–36
 - DTACK*, 209, 211–12, 223, 224–25, 227, 235, 264, 443, 446, 453, 890–93

- 68000 and memory signals (*cont.*)
 - E, 218
 - FC0, 214, 438, 455
 - FC1, 214, 438, 455
 - FC2, 214, 438, 455
 - HALT*, 206, 210, 483, 488–91
 - IPL0*, 216–17, 438, 439–41
 - IPL1*, 216–17, 438, 439–41
 - IPL2*, 216–17, 438, 439–41
 - IRQ*, 474
 - IRQ0*–IRQ7*, 440–41
 - IRQ7*, 438, 446–47
 - LDS*, 23, 208–9, 213, 223, 224, 228, 231–32, 234, 307
 - POR*, 483, 484
 - R/W*, 208, 213, 223, 227, 231, 235–36, 238
 - RESET*, 206, 456, 482–86
 - UDS*, 23, 208–9, 213, 223, 224, 228, 231, 232, 234, 307
 - VMA*, 213, 218
 - VPA*, 218, 444, 446, 453, 488
- 68010 and memory signals
 - BERR*, 542
- 68020 and memory signals, 209
 - A₀₀, 281, 285, 286
 - A₀₁, 281, 285, 286
 - AS*, 277
 - AVEC*, 500
 - BE0*, 286, 288
 - BE1*, 286, 288
 - BE2*, 286, 288
 - BE3*, 286, 288
 - CDIS*, 585
 - DBEN*, 270–71
 - DS*, 271, 277
 - DSACK0*, 282–88
 - DSACK1*, 282–88
 - ECS*, 267
 - IPEND*, 501
 - OCS*, 266
 - RMC*, 267–70
 - SIZ0, 281–82, 283–88
 - SIZ1, 281–82, 283–88
- 68030 and memory signals, 266
 - CBACK*, 585
 - CBREQ*, 585
 - CDIS*, 585
 - CIIN*, 585
 - CIOU*, 585
- Devices
 - 18N8 address decoder, 339–43
 - 27C010 EPROM, 356, 358, 359
 - 27C220 EPROM, 360, 361–62
 - 28C010 EEPROM, 373–74
 - 28F010 flash EEPROM, 368–70
 - 47F010 flash EEPROM, 367
 - 48F010 flash EEPROM, 367–68, 370–72
 - 514400 DRAM, 380–88
 - 6116 static RAM, 228–34, 238–39
 - 6246 static RAM, 348–49
 - 6264 static RAM, 239–44, 250, 349–55
 - 68008, 358
 - 68230, 648–83
 - 68430 DMAC, 642–48
 - 68450 DMAC, 642
 - 68451 MMU, 542–51
 - 6850 ACIA, 635, 706–18
 - 68661 EPCI, 255–59
 - 68681 DUART, 721–39
 - 68851 PMMU, 542, 551–66, 570–72
 - 68882 FPC, 590, 593–94, 597–603, 610
 - 74ALS640, 843
 - 74F series, 807
 - 74F240 series, 250
 - 74LS series, 807
 - 74LS138, 317, 319
 - 74LS139, 317, 319
 - 74LS148 priority encoder, 440
 - 74LS154, 317, 318
 - 74LS164 shift register, 484–85
 - 74LS240 series, 249, 778
 - 74LS244, 780, 799
 - 74LS245, 780–81
 - 74LS373 D-latch, 649
 - 74LS637, 525
 - 82S102 FPGA, 332
 - 82S103 FPGA, 331–32, 333–34
 - MC68EC060, 615
 - MC68LC060, 615
- #
 - in assembly language, 14, 28
 - in C, 144
- #define, 144, 150, 176
- #include, 144
- \$
 - in assembly language, 14, 16
 - in register transfer language, 27
- %
 - in assembly language, 16
 - in C, 149
 - in register transfer language, 27
- & (in C), 172
- ' (in assembly language), 16
- *
 - in assembly language, 15
 - in C, 172
- >, 189
- .B. *See* Byte; Operand, size
- .L. *See* Longword; Operand, size
- .W. *See* Operand, size; Word
- 2's-complement value, 22, 25, 35, 58
- arithmetic, 87
- and conditional branching, 67–68
- 68000
 - 68020 and 68030 compared with, 82–83
 - address bus, 22
 - address registers, 21–23
 - addressing mode, 25–45
 - addressing mode, absolute, 28–29
 - addressing mode, address register indirect, 30–40
 - addressing mode, and JSR and BSR instructions, 81
 - addressing mode, immediate, 28
 - addressing mode, program counter relative, 40–41
 - addressing mode, register direct, 29–30
 - data bus, 22
 - data registers, 20
 - interface, 84
 - memory organization of, 23
 - special-purpose registers, 23–25
 - system design example, 880–97
 - system design example, monitor for, 918–50
- 68000-series peripheral, 634–39
- 68010
 - architecture of, 494–96
 - breakpoint illegal instructions, 508–10
 - and bus error, 488, 507–8
 - and exceptions, 447, 492–93, 496–98
 - function codes, 455
 - privilege violation of, 506
 - stack frames of, 498
- 68020
 - 68000 and 68030 compared with, 82–83
 - address bus, 82
 - address decoding, 309, 331
 - address errors, 462
 - addressing modes, 101–10
 - architecture of, 494–96
 - breakpoint illegal instructions, 508–10, 561
 - and bus error, 488, 507–8
 - bus interface, asynchronous, 266–71
 - cache of, 582–85
 - and coprocessor, 590–94
 - data bus of, 82
 - and emulator mode exception, 466–67
 - and EPROM, 358
 - and exceptions, 447, 492–93, 496–98, 503–10
 - fixed priority task scheme of, 506–7
 - function codes, 455
 - interface, 84
 - read cycle, 271–77
 - stack frames, 498–500
 - VMEbus interface to, 842–44
 - write cycle, 277–79
- 68030
 - 68000 and 68020 compared with, 82–83
 - address decoding, 309, 331
 - addressing modes, 101

- architecture of, 494–96
- breakpoint illegal instructions, 508–10
- and bus error, 488, 507–8
- cache of, 585–88
- data bus contention in, 248–51
- and emulator mode exception, 466
- and exception vector, 496–98
- and exceptions, 447, 492–93, 503–10
- fixed priority task scheme of, 506–7
- function codes, 455
- paged memory management unit (PMMU), 567–70
- peripheral interface, 290–92
- stack frames of, 498–500
- system design example, 897–907
- 68040, 603–6
 - addressing modes, 101
 - architecture of, 610
 - bus arbitration by, 614
 - cache of, 588–89, 606–7
 - and exceptions, 613–14
 - interface, 610–14
 - memory management unit, 607–9
 - stack frames of, 499–500
- 68060, 614–16
 - architecture of, 619–21
 - branch cache of, 616–17
 - cache of, 617–18
 - interface, 619
 - stack frames of, 500
- Absolute addressing, 28–29
- Access control register (of 68851 PMMU), 564
- ACIA, 702, 706–18
 - CPU interface of, 706–10
 - in example system design, 896, 897
 - input module for, 131–34, 190–93
 - and interface to ECB, 719–21
 - receiver/transmitter interface of, 710–11
 - registers of, 711–15
 - using, 715–18
- Active termination, 791
- Address buffer, 5
- Address bus, 22, 310
 - of 68000, 22
 - of 68020, 23, 82
 - control pins, 213
 - and memory arbitration, 799
 - multiplexed, 376, 642, 845
 - pins, 204, 206–7
 - and static RAM, 346
 - and tristate buffer, 780, 781
- Address decoding, 5, 231
 - block, 316, 317–23
 - design example of, 884–88, 899–900
 - with FPGA, 331–35
 - with FPLA, 335–39
 - full, 310–12
 - m*-line to *n*-line, 317–23
 - and memory arbitration, 799
 - with PAL, 339
 - partial, 312–16
 - programmable, 339–43
 - with PROM, 323–30, 335–36
 - with random logic, 316–17
 - and timing, 330–31
- Address error, 457–58, 462
- Address modifier, 812–14, 815–16
- Address pipelining, 819
- Address register
 - of 68000, 21–23
 - of DMA controller, 641
 - of memory-mapped interface, 629–32
- Address register direct addressing, 29–30
- Address register indirect addressing, 30–40
 - to access array, 43–45
 - with displacement, 35–38
 - with index, 38–40, 101
 - with postincrement, 32–34, 76
 - with predecrement, 34–35, 56
- Address space, 214–16, 307–10, 455, 495–96
 - and 68451 MMU, 546–49
 - and coprocessor, 590, 591–92
 - of memory-mapped interface, 627
- Address space mask (ASM), 548
- Address space number, 548
- Address space table (AST), 547–49
- Address table, 310
- Address timing (of DRAM), 380–81
- Address translation
 - of 68040 MMU, 608–9
 - of 68851 PMMU, 554–55
 - example of, 570–72
 - by indexed mapping, 536–38
 - and translation control register, 562–63
 - and virtual memory, 539–42
- Address translation cache (ATC)
 - of 68030 PMMU, 567–68
 - of 68040, 608
 - of 68851 PMMU, 553–54, 557–58, 563–64
- Address translation unit (ATU), 531
- Addressing modes, 25–45
 - of 68020, 101–10
 - of 68030, 101
 - of 68040, 101
 - absolute, 28–29
 - address register indirect, 30–40, 43–45, 56
 - immediate, 28
 - and JSR and BSR instructions, 81
 - and PACK instruction, 89
 - and performance, 110–11
 - program counter relative, 40–41
 - register direct, 29–30
- Address-only cycle, 818–19
- Alternate function code register, 494–96
- Analog-to-digital converter, 632–33
- Arbiter, 797, 799–805, 809, 820–28
 - options, 821–22
- Arithmetic operator (in C), 149
- Array
 - address register indirect addressing to access, 43–45
 - in C, 166–70
 - one-dimensional, 87
 - pointer to, 183–84
 - of structures, 187–88
 - subscripts of, 86
- Arrow operator, 189
- ASCII code, 69, 705–6
- Assembler directive, 13, 15
 - DC, 16
 - DS, 16–18
 - END, 18
 - EQU, 15
 - ORG, 18
- Assembly language, 13
- Associative addressing, 543
- Asynchronous bus, 218–19, 639, 845
 - of 68020, 266–71
 - control pins, 204
- Asynchronous event, 436
- Asynchronous logic, 865
- Attention cycle, 853
- auto** storage class, 151, 152
- Autodecrementing addressing mode, 34–35, 41
- Autoincrementing addressing mode, 32–35, 41, 66, 76
- Autoincrementing operator (in C), 150
- Automatic retransmission request, 519
- Automatic-echo mode (of DUART), 723–24
- Autovector interrupt, 444–46
 - of 68020, 500
 - and ACIA, 707, 710
- Auxiliary control register (of DUART), 726, 729
- Avalanche effect, 363
- Backplane bus, 683, 684, 765, 805, 820
- Bandpass channel, 745
- Bank switching, 531, 533–38
- Base (of a number), 27
- Base address (of a bit field), 92–94
- Base displacement, 102, 104–7
- Baseband channel, 745
- Battery backup, 349–55
- Baudot code, 705
- Baud-rate generator, 737
- BCD arithmetic, 59–61, 88–90
- Big-endian data, 846–47, 848

- Binary buddy algorithm, 551
- Binary synchronous data transmission, 741
- Binary value, 16, 27
- Bit field instructions, 90–100
- Bit manipulation, 64–65
- Bit map (of disk), 94–96
- Bit plane, 96–97
- Bit synchronization, 740
- Bit-oriented data transmission, 741–44
- Bit-stuffing, 742
- Block mode option (of DUART), 729
- Block read/write cycle, 818
- Block transfer mode (of NuBus), 851–52
- Boolean data type, 154
- Boolean operation, 61–62
 - in C, 149
- Branch cache, 616–17
- Branch instructions, 67–72
- break** (in C), 158, 159
- Break condition, 713, 732
- Breakpoint, 508–10
 - and monitor, 911–12
- Breakpoint acknowledge cycle, 455, 497, 561
- Breakpoint register (of 68851 PMMU), 560–61
- Bubble sort, 168–69
- Buffering
 - design example, 893–97
 - and I/O interface, 649–53
- Burst mode
 - of 68060 cache, 617
 - of DMA controller, 641
- Burst refresh, 404
- Bus, 2–4, 763–64
 - address. *See* Address bus
 - asynchronous, 218–19, 639, 845
 - asynchronous, control pins, 204
 - asynchronous, of 68020, 266–71
 - design example, 893–97
 - design principles for, 791–92
 - electrical characteristics of, 767–96
 - and live insertion, 793–96
 - mechanics of, 765–67
 - synchronous, 204, 217–18, 634–39, 845
 - termination of, 790–91
 - transmission line model of, 783–89
- Bus arbitration, 5–6
 - by 68040, 614
 - asynchronous, 827–28
 - control pin, 204, 209, 210–13
 - distributed, 852
 - of NuBus, 852–53
 - single-line system, 213
 - of VMEbus DTB, 819–28
- Bus contention
 - passive pull-up solution to, 773–77
 - tristate buffer solution to, 777–83
 - and VMEbus arbiter, 835
- Bus cycle, 205, 223
 - synchronous, 637–39
- Bus driver, 5, 244, 264–66, 767–73
 - current characteristics of, 770–73
 - open-collector, 774
 - passive, 773–77
 - tristate, 777–83, 797, 799
- Bus error, 457–59, 486–92, 541, 542
 - and 68010, 68020, and 68030, 507–8
 - control pin, 209–10
 - of NuBus, 851
- Bus master/slave, 5–6, 210–13, 684
 - and 68000 read cycle, 222–23
 - of NuBus, 845, 848
 - and tristate buffer, 780
 - of VMEbus, 814–19, 820, 834–35
- Bus receiver, 767
 - current characteristics of, 770–73
- Bus reflection, 787–91
- Bus requester module, 814
- Bus snooping, 589, 606–7, 613, 619
- Byte, 14, 20, 45, 847
 - address, 23
 - operations on word, 526–29
- Byte-oriented peripheral, 50–51
- C bit, 24–25. *See also* CCR
 - and MOVE instruction, 46
 - and SWAP instruction, 55
- C language
 - access modifier, 152–53
 - array in, 166–70
 - background, 142–43
 - compiling programs in, 145–46
 - conditional control structure, 154–56
 - data types, 146–48
 - and DUART, 737–39
 - looping, 156–60
 - operators, 149–51
 - and PI/T, 682–83
 - and pointers, 170–78
 - program structure, 143–45
 - reserved words, 196
 - storage class, 151–54
 - summary of syntax of, 194–96
 - terse operator of, 150–51
 - type conversion, 153–54
 - variable declaration, 147
- Cache, 572–75
 - of 68020, 582–85
 - of 68030, 585–88
 - of 68040, 588–89, 606–7
 - of 68060, 617–18
 - associative mapped, 579–80
 - direct-mapped, 575–79
 - on-chip, 111
 - set associative, 581–82, 608, 617–18
- Cache address register, of 68020, 584
- Cache coherency, 581–82, 606–7, 619
- Cache control register
 - of 68020, 582–84
 - of 68030, 587
- Cache tag RAM, 577–78
- Call-by-reference, 180–82
- Call-by-value, 180–81
- Card, 2
- Carry bit. *See* C bit
- CAS*, 380
 - timing, 384–86
- CAS*-before-RAS* refresh, 404
- CASE (Pascal), 114
- Case sensitivity (of C), 144
- Casting, 153–54, 174, 176
- CCITT V24 and V28, 754
- CCR, 21, 24–25
 - effect of 68000 instructions on, 26, 47–49
 - effect of 68000 shift operations on, 63
 - effect of branch instructions on, 67
 - effect of compare instructions on, 65–67
 - and MOVE instruction, 46
- Centronics interface, 677–82
- Channel I/O, 197–198
- Channel mode control register (of DUART), 727–31
- char** data type, 146, 147
- Character (ASCII/ISO), 16
- Characteristic impedance, 787, 790
 - loaded, 792–93
 - unloaded, 792
- Character-oriented data transmission, 741
- Check bit, 520
- CHK exception, 463
- Circular buffer, 118–21
- CISC architecture, 621
- Clock, 4–5
 - input, 205, 218, 225–28
 - speed, 110
 - synchronization, 740
- Clock cycle, 205, 223
- Clock-select register (of DUART), 726, 728
- Closed-loop system, 863, 864
- CMOS memory
 - and battery backup, 349–55
 - characteristics of, 347–49
 - power-down mode of, 349–55
 - standby mode of, 349
- Code word, 518
- Command line interpreter, 53
- Command register (of DUART), 726, 728, 731
- Comment, 15, 144
- Common mode rejection, 757
- Compare instructions, 65–67

- Compound operator (in C), 151
- Computed address, 70
- Condition code register. *See* CCR
- Conditional control structure, 67, 113–17
 - in assembly language, 116–17
 - in C, 154–56
- Conditional test (cc), 68
- Connector
 - for backplane bus, 765–67
 - D-type, 746, 747
 - for NuBus, 845
 - for VMEbus, 811, 812
- `const` access modifier, 153
- Constant, suppressing, 103
- Content-addressable memory (CAM), 580
- Context switching, 551
- Control action. *See* Conditional control structure
- Control register
 - of ACIA, 711–13
 - of DMA controller, 641
- Coprocessor, 589–603. *See also* Floating-point coprocessor and emulator mode exception, 466–67
 - instruction set of, 594–96
 - interface of, 593–94
 - operation of, 597
- Coprocessor cycle, 455, 497
- Coprocessor trap, 506
- Copy-back cache, 588–89, 607
- Count register (of DMA controller), 641
- Counter preload register, 670
- `cpTRAPcc` exception, 506
- CPU, 1, 4–6
- CPU emulator, 867–69
- CPU space, 215, 455
 - and coprocessor, 590, 591–92
- CTS, 727, 733–34, 751
- Cutoff frequency, 785
- Cycle address space number (CASN), 547–49
- Data bus, 22
 - of 68000, 22
 - of 68020, 82
 - buffer, 5
 - control pin, 213
 - multiplexed, 642, 845
 - pins, 204, 207–8
 - and static RAM, 346
 - and tristate buffer, 780–83
- Data bus contention, 239–51
 - buffer-to-buffer, 248–50
 - CPU-to-data-bus, 247–48
 - CPU-to-memory, 292–96
 - and data bus transceiver, 244–48
 - data-bus-to-data-bus, 246–47
 - dynamic, 246–48
 - at high speeds, 248–51
 - memory-to-CPU, 250–51
 - and write cycle, 243–44
- Data bus transceiver
 - and data bus contention, 244–48
 - and tristate buffer, 780–83
- Data cache
 - of 68030, 585, 586–88
 - of 68040, 588, 606–7
 - of 68060, 617–18
- Data communications equipment (DCE), 745
- Data decoder, 317
- Data hold time, 221, 279
 - for DRAM, 388–89
- Data memory unit, 606
- Data register, 20
 - and C variables, 151–52
- Data setup time, 217, 232, 278
 - for DRAM, 388–89
 - problems, 252–55
- Data space, 214, 215–16, 495–96
 - and 68451 MMU, 547
- Data strobe. *See* 68000 and memory signals, LDS* and UDS*
- Data terminal equipment (DTE), 745
- Data transfer bus. *See* DTB
- Daughterboard, 765–67
- dc noise immunity, 747, 748, 767–70
- Debouncing circuit, 446, 632–33
- `default` (in C), 158
- Deferral mechanism, 853
- Deferred test, 72
- Delimiter (of comment), 15
- Descriptor
 - of 68040 MMU, 608
 - of 68451 MMU, 542–46, 548
 - temporary, 549
- Desktop personal computer card, 845
- Device control block (DCB), 914–17
- Device-driver, 175–77
- Digital-to-analog converter, 633–34
- Diode clamping, 806–7
- Direct addressing, 28–29
- Direct memory access. *See* DMA
- Disk, bit map of, 94–96
- Disk controller, 7
- Dispatch algorithm, 617
- Displacement, suppressing, 103
- Distributed capacitance, 792
- Divide-by-zero exception, 462
- DMA, 639–48
- DMA controller, 5, 641, 642–48
 - registers of, 645–47
- DO FOREVER, 114
- `double` data type, 146
- Double-buffering, 651–53, 658, 664–65
- DO-WHILE. *See* WHILE
- DRAM, 375–77
 - controller, 406–14
 - and ECB, 408–14
 - extended data out (EDO), 392–94
 - extended data out (EDO), read cycle of, 394–402
 - problems of, 414
 - read cycle of, 378–86
 - read errors of, 517–18
 - refreshing, 402–6, 410–14
 - special modes of, 389–92
 - write cycle of, 386–89
- DSR, 751
- DTACK* generator, 803–4
- DTB, 811–19
 - arbiter, 820–28
 - master/slave, 811
 - requester, 808–9, 820, 822–26
- DTB arbitration bus, 811, 819–28
- D-type connector, 746, 747
- Dual-ported RAM (DPRAM), 796–805
- DUART, 721–39
 - and C language, 737–39
 - operating modes of, 723–26
 - programming, 735–37
 - registers of, 726–35
- Dynamic allocation, 138
- Dynamic bus sizing, 279–89
 - and 68030 cache, 587
 - and VMEbus, 842–43
- Dynamic data structure, 167
- Dynamic memory, 7
- Dynamic RAM. *See* DRAM
- Early write cycle, 387
- ECB computer
 - and DRAM, 408–14
 - serial interface of, 718–21
 - trap handler of, 464–65
- EDO, 392–94
 - read cycle of, 394–402
- EEPROM, 363–75
- Effective address, 27, 52–54, 617
- EIA232D, 754
- EIA/TIA-232E, 754–55
- EIA/TIA-562, 754–55
- Elapsed time measurement, 676
- Electrical interface (I/O), 632–34
- Embedded computer, 1–2, 143
- Emulator mode exception, 465–67
- Enable. *See* 68000 and memory signals, E
- EPROM, 355–63
 - programming, 360–63
 - wordwide, 358–60
- Equipment failure, 860–61
- Error detection and correction, 517–29
 - Hamming code, 521–26
- Error state, 520–21

- Error-correcting memory (ECM),
 - 523–24
 - 8-bit, 526–29
- Eurocard, 805, 807
 - professional, 845
 - triple, 845
- Exception, 435, 461–70
 - of 68020 and 68030, 503–10
 - of 68882 FPC, 601–2
 - and CMP2 instruction, 86
 - and conditional control structure, 114
- Exception handling, 457
 - of 68040, 613–14
 - in real-time system, 473–74
- Exception processing, 457–60
 - of 68010, 68020, and 68030, 492–93
 - and privileged states, 453–57
 - summary of syntax of, 493
- Exception stack frame, 107, 457
 - of 68060, 620
 - and emulator mode exception, 467
- Exception vector, 447–52, 457
 - and 68010, 68020, and 68030, 496–98
 - of 68060, 619–20
 - of 68882 FPC, 601–2
 - and TRAP, 464
- Exception vector number. *See* Vector number
- Executable instruction. *See* 68000, 68010, 68020, 68040, 68060 instructions
- Exit point, 159
- Extend bit. *See* X bit
- Extended data out memory. *See* EDO
- extern storage class, 151, 152
- Faulty memory access, 488
- Feedback path, 862–65
- Field (of a C structure), 187
- Field programmable gate array. *See* FPGA
- Field programmable logic array. *See* FPLA
- Fingerprint, 876
- Firmware EPROM, 900–903
- Fixed priority task scheme, 474, 506–7
- Flash EEPROM, 363–72
- Flip-flop
 - for generating delay, 253
 - timing diagram of, 219–21
- float data type, 146
- Floating gate, 355–56, 363
- Floating-point coprocessor, 590, 597–603
 - exceptions of, 601–2
 - interface of, 593–94
- Floating-point unit
 - of 68040, 610
 - of 68060, 615, 617
- Flow control, 734–35
- FOR, 115
 - in assembly language, 116, 117
 - in C, 156–57
- Format error exception, 505–6
- Forward error correction, 518
- Fowler-Nordheim tunneling, 363, 372
- FPGA, 331–35
- FPLA, 335–39
- Frame pointer, 138
- Framing error, 714, 732
- Full duplex, 745
- Function, 143–45. *See also* Subroutine
 - declaring, 148–49
 - header, 145, 148–49
 - passing parameters to, 178–85
 - passing structures to, 188–89
 - prototype, 145
- Function code, 204, 209, 213–16, 438
 - and 68451 MMU, 546–47
 - and privileged states, 455
- Function code indexing, 562
- Fusible link, 331
- FutureBus+, 794
- Geographic addressing, 845–46
- Global variable, 144, 147–48
- goto (in C), 159–60
- Graphics, 96–97
- Ground loop, 757
- Guard signal, 491
- Half duplex, 745
- Halfword, 847
- Hamming code, 521–26
- Handshaking
 - interlocked, 218, 223
 - interlocked, of IEEE bus, 689–92
 - interlocked, of I/O interface, 649–53, 664–65
 - pulsed, 679
 - RTS-CTS, 751, 753
- Hard error, 517
- Harvard architecture, 603, 615
- HDLC format, 742–44
- Hexadecimal value, 14, 16, 27
 - in C, 149–50
- Hidden refresh, 405, 408
- Hit ratio, 573–75
- Hot-swapping, 793–96
- I bits, 24, 216, 438, 440, 441, 454, 482
- IEC 625 standard, 684, 686
- IEEE 488 bus, 7–8, 488, 683–99
 - configuring, 693–99
 - data bus, 689–92
 - and data transfer, 692–93
 - signal lines, 686–89
- IF-THEN-ELSE, 113–14
 - in assembly language, 116
 - nested (in C), 155
- Illegal instruction, 462, 508–10, 561
- Illegal memory access, 487
- Immediate addressing, 28
- Implementation-independent data type, 146–47
- Index register, 38, 104
- Indexed mapping, 535–38
- Indirect descriptor, 558
- Indirect table descriptor, 559
- Input handshaking, 650–51
- Input latch, 651
- Instruction, 13, 15. *See also* 68000, 68010, 68020, 68040, 68060 instructions
 - of 68851 PMMU, 565–66
 - indivisible, 437
 - renaming, 14
- Instruction cache
 - of 68020, 582
 - of 68030, 585–86
 - of 68040, 588, 606–7
 - of 68060, 617–18
- Instruction fetch unit, 616
- Instruction memory unit, 603, 605–6
- Instruction prefetch, 266, 582, 585, 603–5, 616–17
- Instruction set (of coprocessor), 590, 594–96
- Instruction type field, 594
- int data type, 146
- Integer arithmetic, 55–59
- Integer unit
 - of 68040, 603–5
 - of 68060, 616–17
- Intelligent memory, 373–75
- Interleaving, 641
- Interrupt, 435–38
 - by ACIA receiver, 713
 - and address bus signals, 207
 - control, 204, 209, 216–17, 264
 - control, design example of, 884
 - interface of 68000, 438–41
 - manual, 446–47
 - and NuBus, 853
 - of PI/T, 667
 - software, 86
 - after timeout, 676
 - vectored, 438, 443–44
- Interrupt acknowledge, 215, 438
- Interrupt acknowledge cycle, 207, 442, 443, 497
 - and data bus signals, 208
 - of VMEbus, 833–34
- Interrupt control register (of DUART), 733
- Interrupt handler, 437
 - example of, 175–77, 452–53
 - first-level, 472, 474
 - of VMEbus, 829, 832–40
- Interrupt handling
 - distributed, 835
 - of DUART, 733
 - of PI/T, 656
 - of VMEbus, 809, 828–40

- Interrupt latency, 437
- Interrupt mask bits. *See* I bits
- Interrupt processing, 214, 436–38, 441–43, 471
 - of 68020, 500–503
 - of 68060, 619
- Interrupt request, 437–38, 441
- Interrupt stack pointer, 495, 501–3, 619
- Interrupt vector register (of DUART), 733
- Interrupter (of VMEbus), 809, 829, 832–40
- Intrinsic capacitance, 792–93
- Invalid descriptor, 558
- I/O interface, 627–39
 - design example, 907
 - electrical, 632–34
 - and monitor, 913–18
 - parameter-driven, 913–14
 - synchronous, 634–39
- I/O space, 627
- ISO-7 code, 706
- Jump table, 70, 104, 463–64
- Kernel, 472–81
- Label, 15
- Lattice diagram, 789, 790
- Level translator, 632–34
- Lifetime (of variable), 152
- Line A exception, 465–67
- Line driver, 702, 749, 755
- Line F exception, 465–67, 591, 594
- Line receiver, 749, 755
- Linked list, 31–32
- Linker, 13–14
- Literal addressing, 28
- Literal value, 14
- Little-endian data, 846–47, 848
- Live insertion, 793–96
- Loaded impedance, 792–93
- Local bus, 2
- Local variable, 138–42, 144, 147
- Locality of reference, 573
- Local-loopback mode (of DUART), 725
- Location counter, 18
- Logic analyzer, 869–76
 - asynchronously clocked, 874–75
 - triggering, 875–76
- Logical address, 6
- Logical address mask (LAM), 544–46
- Logical address space, 530–33
- Logical base address (LBA), 544–46
- Logical isolation, 710
- Logical operation, 61–62, 149
- Longword, 5, 14, 20, 45
 - address, 23
 - VMEbus data transfer of, 811
- Look-up table, 37
- Looping, 113, 114–16
 - in C, 156–60
- Low-pass circuit, 785
- LRU algorithm, 541
- Lumped capacitance, 794
- M bit, 498–99, 501–3, 541
- Macro, 14
- Macro-assembler, 14
- main (C function), 143
- Manchester encoding, 740
- Mapping table, 536–38
- Mark, 703, 748
- Masked interrupt, 437
- Master register (of DUART), 726
- Master stack pointer, 495, 498, 501–3
 - of 68060, 619
- Matrix
 - and address register indirect addressing, 43–45
 - in C, 166–70
 - multiplication, 170
- Memory. *See also* RAM; ROM; *specific memory types*
 - access time, 110
 - address 6, 21–23
 - CPU, 5
 - design example, 888–90
 - dynamic, 7
 - importance of, 344
 - intelligent, 373–75
 - module, 4, 6–7
 - nonvolatile, 350, 355
 - organization of, 23
 - shared, 796–805
 - timing of, 228–32
 - virtual, 6
- Memory and peripheral interface pin, 203–9
- Memory arbitration, 797–805
- Memory indirect addressing, 101–10
 - postindexed, 102
 - preindexed, 102
- Memory management, 6, 529–33
 - bank switching, 533–38
 - and multitasking, 538–39
 - and virtual memory, 538–42
- Memory management unit (MMU), 6, 495–96, 542–51. *See also* Paged memory management unit (PMMU)
 - of 68040, 607–9
 - access level control cycle, 497
 - interface of 68000, 549–51
 - and multitasking, 538
- Memory map, 33, 308, 321, 333
- Memory mapping, 531, 532, 533–38. *See also* Address translation
 - and 68451 MMU, 542–46
- Memory port, 279–80, 283–89
- Memory-mapped interface, 328, 590, 627–32
- Memory-to-memory operation, 66
- Message exchange sequence, 690, 691
- Metastability, 826–28
- Microcomputer, 1
 - 68000 design example, 880–97
 - 68000 design example, monitor for, 918–50
 - 68030 design example, 897–907
 - minimal configuration of, 259–66
- Microcontroller, 8
- Microprocessor, 1
- Microprocessor development system (MDS), 878–80
- MIPs, 110, 112
- Misaligned operand, 280, 281, 462
 - and 68030 cache, 587
- MMU. *See* Memory management unit
- Modem, 744–45
- Modular computer, 2
- Module, 2
 - CPU, 4–6
 - exit point of, 159
 - memory, 4, 6–7
 - peripherals, 4, 7–8
- Monitor, 907–18
 - example of, 918–50
 - structure of, 909–13
- Monostable, 865–66
- Motherboard, 765–67
- MPLX, 380
- Multidrop mode (of DUART), 725–26
- Multitasking, 470–71, 538–39
- N bit, 25, 46, 55. *See also* CCR
- Negative flag. *See* N bit
- Nibble mode, 390–92
- Noise immunity, 747, 748, 767–70
- Nonhomogeneous element (in record), 186
- Nonmaskable interrupt request (NMI), 438
- Nonmaster request line, 853
- Nonvolatile memory, 350, 355
- NuBus, 844–54
 - bus arbitration by, 852–53
 - data format of, 846–47
 - and interrupt, 853
 - transaction, 847–52
- Null modem, 751–53
- Octal value, 150
- Offset, 36–37, 38
 - 32-bit, 101
 - of a bit field, 92–94
 - and conditional branching, 67–68
- Open-loop system, 863, 864
- Operand
 - misaligned, 280, 281, 462, 587
 - size, 14, 20, 45, 279
 - size, and floating-point coprocessor, 597

- Operating system
 - and 68000 enhancements, 82
 - and memory mapping, 538–39
 - real-time, 471–81
 - and supervisor mode, 453–54
 - virtual, 493–94
- Operating system call, 463
- Outer displacement, 104–7
- Output buffer, 652
- Output handshaking, 652–53
- Output port configuration register (of DUART), 734
- Overflow flag. *See* V bit
- Overloading, 183
- Overrun, 713, 714–15, 732

- Packed variables, 96–99
- Page address, 540–41
- Page buffer, 373
- Page descriptor, 552, 553, 554, 555, 557–58
- Page fault, 507, 541–42
- Page mode, 389–90, 393, 394–402
- Paged memory management unit (PMMU), 551–72
 - of 68030, 567–70
 - of 68040, 607–9
 - address translation of, 554–55
 - architecture of, 558–65
 - instructions, 565–66
 - interface of, 552–53
 - protection mechanism of, 555–58
- Page-frame, 540–41
- Page-table, 540–41, 553
- PAL, 339
- Parallel interface, 7, 648–53
- Parallel interface/timer (PI/T), 648–83
 - and C language, 682–83
 - interrupt handling of, 656
 - operating modes of, 656–66
 - and printer interface, 677–82
 - registers of, 656, 666–70
 - structure of, 653–56
 - timer functions of, 670–77
- Parallel poll, of IEEE bus, 698–99
- Parameter, 15
 - actual, 161
 - address of, 181–82
 - formal, 161
 - order of, 161
- Parameter passing, 131–37
 - in C, 178–85
 - by reference, 134, 136–37
 - via stack, 134–37
 - by value, 134
- Parameter-driven I/O, 913–14
- Parity, 519, 703
 - of DUART, 727
 - error, 715, 732
 - and NuBus, 847
- Pascal, 142–43
- PDL, 117–21, 131–32
- Performance, 110–12
- Peripheral interface pin, 203–9
- Peripherals module, 4, 7–8
- Permission, 539
- Phase encoding, 740
- Physical address, 6
- Physical address space, 530–33
- Physical base address (PBA), 546
- Physical isolation, 710
- PIC. *See* Position-independent code
- Pin
 - input/output characteristics of, 205
 - memory and peripheral interface, 203–5, 206–9
 - notation for, 20
 - special-function, 203–5, 209–17
 - system support, 203–6
- Pin-1 refresh, 405–6
- Pipelining, 111, 603–5, 616–17
 - address, 819
- PI/T. *See* Parallel interface/timer
- Pixel, 96
- Platform board, 284–88
- PMMU. *See* Paged memory management unit
- Pointer
 - arithmetic, 177–78
 - and arrays, 183–84
 - in assembly language, 171
 - binding, 172
 - in C, 170–78
 - dereferencing, 172
 - and dynamic data structure, 167
 - to parameter, 134
 - stack. *See* Stack pointer; *specific stack pointers*
 - to string, 184–85
- Pointer register, 30
- Polling loop, 174–75, 436
- Port alternate register (of PI/T), 669
- Port C (of PI/T), 653, 654–56
- Port control register (of PI/T), 659–60, 662, 663, 668
- Port data direction register (of PI/T), 667
- Port data register (of PI/T), 669
- Port general control register (of PI/T), 657, 666–67
- Port interrupt vector register (of PI/T), 667, 669
- Port service request register (of PI/T), 667, 668
- Port status register (of PI/T), 669–70
- Position-independent code (PIC), 29, 37, 54
 - and parameter passing, 133
 - and program counter relative addressing, 40
- Power supply, 205
- Power-on-reset circuit, 5, 207, 483, 707
- Pre-charging, 380
- Preprocessor directive, 144, 176–77
- Primary addressing range, 314
- Primary data direction, 658
- Prioritized interrupt, 438
- Priority interrupt bus, 811, 828–40
 - lines, 829–32
- Priority interrupt encoder, 216, 438, 440
- Priority task scheme, 474
- Privilege violation, 456–57, 463, 488, 494
 - of 68010, 68020, and 68030, 506
- Privileged instruction, 456–57, 493
- MOVE SR, 82
- Privileged state, 62, 453–57
- Procedure. *See* Subroutine
- Process (structured programming), 113
- Processor configuration register, 620
- Program counter, 21, 23–24, 498
 - and emulator mode exception, 465–67
 - and exception processing, 457–59
 - and interrupt, 437
 - and reset exception, 482
- Program counter memory indirect addressing, 101, 102
- Program counter relative addressing, 40–41
- Program development language. *See* PDL
- Program space, 214, 215–16, 495–96
 - and 68451 MMU, 547
- Programmable array logic, 339
- PROM, 323–30, 335–36
- Propagation delay, 785, 786, 792
- Protocol diagram, 219
 - of 68000 read cycle, 222–23
 - of DMA controller data transfer, 648
 - of IEEE bus transaction, 694
 - of synchronous bus cycle, 637
 - of VMEbus arbitration, 824
 - of VMEbus DTB read cycle, 814, 817
 - of VMEbus interrupt processing, 837
 - of word write cycle, 234
- Public switched telephone network (PSTN), 744
- Pull-up resistor, 774–77

- Quadword, 14
- Qualifier input, 875

- R bit, 541
- RAM, 6–7
 - design example, 903–7
- Random logic address decoding, 316–17
- RAS*, 380
 - timing, 384–86
- RAS*-only refresh, 403–4, 408
- RC model, 785

- Read cycle, 221–23
 - of 68020, 271–77
 - of 68030, 290–92
 - of DRAM, 378–86
 - of DRAM's W* input, 383–84
 - of EDO, 394–402
 - of NuBus, 850
 - timing of, 223–28, 232–34, 275–77
 - of VMEbus DTB, 814–18
- Read error, 517
- Read-modify-write cycle, 73–74, 267–70, 614
- Read-write cycle (of DRAM), 392
- Real-time clock (RTC), 473–74, 674–75
- Real-time system, 471–81
- Receiver clock, 704
- Recursion, 79, 138, 141, 193–94
- Re-entrancy, 133, 138–41
- Refresh, 402–6, 410–14
- Register
 - notation for, 20
 - optimum use of, 110
- Register direct addressing, 29–30
- Register indirect addressing. *See* Address register indirect addressing
- register storage class, 151–52
- Register transfer language (RTL), 25–28
- Remote-loopback mode (of DUART), 725
- REPEAT-UNTIL, 115
 - in assembly language, 117
 - in C, 158
- Reset exception, 449, 450, 457–58, 482–86
 - of 68020, 510
- Reset vector, 483–86
- return (in C), 160–66
- RISC architecture, 615
- Rise time, 785, 786
- ROAK interrupter, 840
- ROM, 7
 - mask programmed, 355
- Root pointer, 554
 - of 68030 PMMU, 567
 - of 68040 MMU, 608
 - of 68851 PMMU, 560, 562, 563–64
- RORA interrupter, 840
- Round robin task scheme, 474, 506–7
- RS-232C, 744–55
 - control lines, 751
 - electrical interface of, 746–50
 - mechanical interface of, 746
 - minimal function, 750–51
 - revisions of, 754–55
- RS-422, 755, 757–59
- RS-423, 755, 757–59
- RS-485, 759
- RTS, 727, 734, 751
- Run queue, 473–74, 475, 477
- S bit, 24, 214, 454–56, 501–3
 - and exceptions, 457, 482
- S record, 911
- Scale factor, 104–7
- Scan test methodology, 614
- Scheduler, 471, 472
- Schottky device, 353
- Sector (of disk), 94–96
- Segment status register (SSR), 549
- Segmented memory management, 542
- SELECT (Basic), 114
- Semaphore, 797, 805
- Sequence (in structured programming), 113
- Serial interface, 7, 701–5
 - asynchronous, 702–5. *See also* ACIA
 - balanced and unbalanced, 755–59
 - of ECB, 718–21
 - standards, 744–759
 - synchronous, 739–44
- Serial poll, 697–98
- Shadow RAM, 484–86, 898
- Shift operation, 62–64
 - in C, 149
- Short branch, 67
- Short bus cycle fault format, 499
- Short-circuiting, 155
- Sign extension, 22, 35, 59, 88
 - in absolute addressing, 28
- Signal. *See* 68000, 68010, 68020, and 68030 and memory signals; Pin
- Signal level, 632–34, 747–48
 - of VMEbus, 806
- Signal-acquisition circuit, 873
- Signature analyzer, 876–78
- Silicon signature, 369
- Simplex, 745
- Single-board computer (SBC), 2, 908
 - design example, 897–907
 - and DRAM, 408–14
 - serial interface of, 718–21
- Skew limitation, 282
- Slot space, 846
- Soft error, 517–18
- Software development system, 878–80
- Software exception, 591
- Software interrupt, 86
- Source operand, 40
- Source word, 518
- SP. *See* Stack pointer
- Space, 703, 748
- Special-function pin, 203–5, 209–17
- Special-purpose register, 23–25
- Speed, 110–12
- Speedup ratio, 574–75
- Spurious interrupt exception, 447, 449, 453
- Square-wave generator, 675
- SR. *See* Status register
- SSP. *See* Supervisor stack pointer
- Stack
 - and addressing mode, 41–43
 - and local variables, 138–42
 - passing parameters via, 134–37
 - and subroutine, 75–76, 79
- Stack frame, 138, 161, 179–80
 - of 68010, 498
 - of 68020 and 68030, 498–500
 - of 68040, 499–500
 - of 68060, 500
- Stack frame format, 498
- Stack pointer, 22, 33, 81, 139–41, 162–63. *See also specific stack pointers*
- Start bit, 703
- State frame, 596
- State machine, 257–58
- Statement (in C), 143
- Static allocation, 138
- Static column mode, 392
- Static emulator, 867–69
- Static RAM
 - characteristics of, 344–49
 - configuration, 345–47
- static storage class, 151, 152
- Status byte, 21, 454
- Status information, 214
- Status register, 21, 23, 24, 175, 216, 498
 - of 68851 PMMU, 563–65
 - of ACIA, 713–15
 - of DMA controller, 641
 - of DUART, 728, 731–32
 - and exception processing, 457–59
 - and MOVE instruction, 46
- Status word, 24, 214
 - and interrupt, 437
- Stop bit, 703–4
- Storage allocation, 16–18
- Storage class (in C), 151–54
- String, 170, 184–85
- String array, 170
- Structure (in C), 186–93
 - array of, 187–88
 - passing to function, 188–89
- Structured programming, 112–17
- Stub (of bus), 792
- Stuck-at fault, 860
- Subroutine, 74–81. *See also* Function entry point of, 103
 - and local workspace, 138–42
 - nested, 76–80
 - passing parameters to, 131–37
 - and readability, 80–81
 - recursive, 79, 138, 141, 193–94
- Superscalar processor, 616–17, 621
- Supervisor mode, 22, 62, 83, 214–15, 453–57

- Supervisor stack pointer, 22, 43, 449, 454
 - of 68060, 619
 - and exception processing, 457
 - and reset exception, 206, 482
- Switch (in C), 114, 158–59
- Symbolic value, 16
- Synchronous bus, 204, 217–18, 634–39, 845
- Synchronous event, 435
- System bus, 2
- System byte, 24
- System control circuit design example, 881–84, 907
- System control pin, 204
- System support pin, 203–6
- T bit, 24, 454, 467–70, 506
 - and exception processing, 457
 - and reset exception, 482
- Table descriptor, 554, 555–57
- Table walk, 554, 555, 560
- Task alias, 563
- Task control block (TCB), 473–74, 475, 477
- Task status, 472–73
- Task status word (TSW), 475
- Task switching, 470–81
- Tenure, 845
- Ternary operator (?), 155–56, 163
- Testability, 859, 861–67
- Throwaway stack frame, 498, 502
- Timer, 7, 670–77
- Timer control register, 670–73, 676
- Timer status register, 670
- Timing
 - of 68000 read cycle, 223–28
 - of 68000 write cycle, 235–36
 - of 68000-series peripheral, 635
 - of ACIA, 708
 - and address decoding, 330–31
 - of arbiter, 799–802
 - of asynchronous receiver, 704
 - of autovectorized interrupt
 - acknowledge cycle, 444, 446
 - of bus error, 487
 - of Centronics interface, 679
 - of DRAM data, 381–83, 388–89
 - of DRAM read cycle, 377–86
 - of DRAM write cycle, 386–89
 - of DRAM's W* input, 383–84
 - of DTACK* generator, 804
 - of flip-flop, 219–21
 - of IEEE bus data transfer, 692–93
 - of input handshaking, 651
 - of memory, 228–32
 - of output handshaking, 652–53
 - problems, 251–59
 - of real-time clock, 675
 - of square-wave generator, 675
 - of synchronous bus cycle, 638–39
 - of TAS instruction, 798
 - of timeout interrupt generator, 677
- Timing flowchart. *See* Protocol diagram
- Top-down design, 81
- Totem-pole circuit, 774
- Trace bit. *See* T bit
- Trace exception, 454, 457, 467–70
 - of 68020, 506
- Trace filter, 506
- Trace mode, 912
- Track (of disk), 94
- Transaction (NuBus), 845, 847–52
- Transaction control signal, 847
- Translation control register (of PMMU), 561–63, 567
- Translation look-aside buffer. *See* Address translation cache
- Transmission line, 783–89
 - loaded, 792–93
- Transparent mode, 719, 912–13
- Transparent refresh, 405, 408
- Transparent translation register (of MMU), 567, 568–70, 609
- Trap, 463–65, 503–5, 506
 - and coprocessor, 591
- Trap handler, 464–65
- TRAPV instruction exception, 465
- Tristate buffer, 777–83, 797, 799
- TUTOR, 908, 909, 910
- Two-dimensional table, 40
- Type conversion (in C), 153–54
- Unconditional branch. *See* 68000 instructions, BRA and JMP
- Unicode, 706
- Uninitialized interrupt, 444, 453, 667
- User mode, 22, 83, 214–15, 453–57
- User stack pointer, 22, 43, 454
 - of 68060, 619
 - and reset exception, 482–83
- User/supervisor mode bit, 24
- Utilities bus, 811
- V bit, 25, 74, 465. *See also* CCR and MOVE instruction, 46 and SWAP instruction, 55
- Valid memory address. *See* 68000 and memory signals, VMA*
- Valid peripheral address. *See* 68000 and memory signals, VPA*
- Variable
 - declaration, 147
 - global, 144, 147–48
 - lifetime of, 152
 - local, 138–42, 144, 147
 - storage class, 151–54
- Vector base register (VBR), 494, 496–98
- Vector number, 208, 438, 443–44, 447–48, 457
 - and TRAP, 464
 - and uninitialized interrupt, 453
- Vector offset, 498
- Vectored interrupt, 438, 443–44
- VERSAbus, 805
- Virtual address. *See* Logical address; Memory mapping
- Virtual machine, 493–94
- Virtual memory, 6, 531, 532–33, 538–42
- VMEbus, 805–44
 - 68020 interface to, 842–44
 - arbiter, 809
 - arbiter options, 821–22
 - arbitration lines, 822–25
 - DTB, 808–9, 811–19
 - DTB arbitration bus, 811, 819–28
 - electrical characteristics of, 806–7
 - interrupt handler, 809
 - mechanical interface of, 807–8
 - priority interrupt bus, 811, 828–40
 - utilities bus, 811, 840–42
- volatile access modifier, 153
- Volatile environment, 473
- Volatile portion, 457, 472, 475
- Voltage
 - output, 221
 - supply, of CMOS memory, 349–55
- W*, 380, 383–84
- Wait state, 223
- WHILE, 115
 - in assembly language, 116–17
 - in C, 157–58
- Widening (in C), 153–54
- Width (of bit field), 92–94
- Word, 45
 - byte operations on, 526–29
 - NuBus, 845, 847
 - size of, 5, 14, 20
- Word boundary, 16
- Word synchronization, 740–41
- Write cycle, 234–39
 - of 68020, 277–79
 - and data bus contention, 243–44
 - of DRAM, 386–89
 - of NuBus, 850
- Write recovery time, 244
- Write-through cache, 581, 587, 588
 - of 68040, 607
- X bit, 25. *See also* CCR and ADDX instruction, 56–57 and BCD arithmetic instructions, 59 and MOVE instruction, 46 and NEGX instruction, 58 and SWAP instruction, 55
- Z bit, 25. *See also* CCR and BCD arithmetic instructions, 59 and MOVE instruction, 46 and NEGX instruction, 58 and SWAP instruction, 55
- Zero-detect status bit, 670

MICROPROCESSOR SYSTEMS DESIGN

68000 Hardware, Software, and Interfacing

Third Edition

Alan Clements, University of Teesside

The third edition of this successful book provides a practical introduction to microprocessor systems design for the student or practicing engineer. Alan Clements bases his discussion on Motorola's 68000 family of microprocessors, selected for their powerful but relatively simple instruction set, their sophisticated interfaces, and their multitasking capabilities. The third edition of *Microprocessor Systems Design* features a new chapter on the C programming language and its relationship to assembly language; extensive new examples and real-world applications; and a four-color insert with timing diagrams that visually represents the relationships of signals in a read-write cycle. A bound-in CD-ROM contains a fully-documented 68000 cross-assembler and simulator that enables readers to run and test 68000 assembly language programs on DOS or Windows Systems. The CD also includes a cross-compiler for C that generates 68000 assembly language.

Features of the Third Edition

- ◆ Updated to include coverage of the latest generation of Motorola 68000 family microprocessors
- ◆ Now discusses the 68060, EDO DRAM, the IEEE 488 bus, and "hot-insertion"
- ◆ Continues to emphasize timing diagrams and the analysis of microprocessor interfaces
- ◆ Bound-in CD-ROM with 68000 cross-assembler and simulator, fragments of 68000 assembly language code from the book, 68000 and 68020 instruction sets, a copy of the end-of-chapter problems, animated presentations of timing diagrams with viewer included, and more. The Intertools Compiler on the CD-ROM is part of The Intertools Solution Demo Kit developed by Intermetrics Microsystems Software, a division of Tasking Inc. (www.tasking.com.) It is used by permission. TimingViewer was developed by Chronology Corp. It is used by permission.



PWS Publishing Company
20 Park Plaza
Boston, MA 02116

I(T)P An International Thomson Publishing Company

*Look to PWS for innovative products
for education and industry.*

<http://www.pws.com>

